Patent US5675825A successfully refreshed from Google Patents.
US5675825A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus and method for identifying a computer microprocessor
Assignee: Intel Corp
•
Filing: 1995-12-19
•
Granted: 1997-10-07
•
Expires: 2015-12-19
Abstract
Abstract An identification apparatus and method for identifying the microprocessor, including a read-only memory for storing microprocessor ID data having data fields for identifying the microprocessor, and control logic for executing an ID instruction that reads the microprocessor ID data from the read-only memory and stores it in a register that can be selectively read by a programmer. The identification apparatus and method also include an ID flag indicative of implementation of the ID instruction in the microprocessor, and a test flag program for testing the ID flag to determine whether or not to execute the ID instruction. The method is available at any time while the microprocessor is operating, for example during initialization of the system software, installation of a program, or while a program is running. Once a microprocessor has been identified, features appropriate to the specific microprocessor can be enabled, and work-around programs can be installed. The method prevents execution of the ID instruction on microprocessors that do not have the identification system, and prevents execution of the test flag program on microprocessors that do not have a test flag location. The invention is particularly useful for groups of compatible microprocessor families whose development is continually advancing with introduction of new families and models.
Inventors
- 👤 Robert S. Dreyer
- 👤 Donald B. Alpert
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 14:13
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/16; G06F21/00; G06F21/70; G06F21/71; G06F21/73; G06F11/00; G06F11/006; G06F9/00; G06F9/06; G06F9/30; G06F9/30003; G06F9/32; G06F9/322; G06F9/328; G06F9/44; G06F9/445; G06F9/44505; G06F2207/00; G06F2207/72; G06F2207/7219
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
149 words
An identification apparatus within a microprocessor for identifying the microprocessor in response to an identification instruction, comprising: a first read only memory storing microprocessor identification data, the identification data including data fields that identify a type of the microprocessor, wherein the first read only memory is formed in the microprocessor; a decoder for receiving and decoding instructions, the decoder providing a decoded identification instruction from a received identification instruction; a microcode read only memory, the microcode read only memory separate from the first read only memory; control logic that executes decoded instructions from the decoder, the control logic coupled to the microcode read only memory for assistance with execution of decoded instructions from the decoder; and a register, wherein the control logic reads the first read only memory and stores at least a portion of the microprocessor identification data in the register in response to the decoded identification instruction.
Claim 2
Dependent Claim
149 words
An identification apparatus within a microprocessor for identifying the microprocessor in response to an identification instruction, comprising: a first read only memory storing microprocessor identification data, the identification data including data fields that identify a type of the microprocessor, wherein the first read only memory is formed in the microprocessor; a decoder for receiving and decoding instructions, the decoder providing a decoded identification instruction from a received identification instruction; a microcode read only memory, the microcode read only memory separate from the first read only memory; control logic that executes decoded instructions from the decoder, the control logic coupled to the microcode read only memory for assistance with execution of decoded instructions from the decoder; and a register, wherein the control logic reads the first read only memory and stores at least a portion of the microprocessor identification data in the register in response to the decoded identification instruction.
Claim 3
Dependent Claim
28 words
The apparatus of claim 1 further comprising: a constant read only memory storing microcode constant data, the constant read only memory separate from the first read only memory.
Claim 4
Dependent Claim
31 words
The apparatus of claim 1 further comprising: a constant read only memory storing microcode constant data, the first read only memory formed from a portion of the constant read only memory.
Claim 5
Dependent Claim
22 words
The apparatus of claim 1 wherein the control logic executes the decoded identification instruction without assistance from the microcode read only memory.
Claim 6
Dependent Claim
22 words
The apparatus of claim 1 wherein the control logic executes the decoded identification instruction with assistance from the microcode read only memory.
Claim 7
Dependent Claim
22 words
The apparatus of claim 1 wherein said data fields includes at least one family field indicative of a family of the microprocessor.
Claim 8
Dependent Claim
22 words
The apparatus of claim 1 wherein said data fields includes at least one model field indicative of a model of the microprocessor.
Claim 9
Dependent Claim
23 words
The apparatus of claim 1 wherein said data fields includes at least one revision field indicative of a stepping level of the microprocessor.
Claim 10
Dependent Claim
24 words
The apparatus of claim 1 wherein said data fields includes at least one serial number field indicative of a serial number of the microprocessor.
Claim 11
Dependent Claim
25 words
The apparatus of claim 1 wherein said data fields includes at least one features field indicative of at least one feature implemented in that microprocessor.
Claim 12
Dependent Claim
29 words
The apparatus of claim 1 wherein the microprocessor includes a flag register, the flag register including at least one bit indicative of the existence of the microprocessor identification apparatus.
Claim 13
Dependent Claim
152 words
An identification apparatus within a microprocessor for identifying the microprocessor in response to an identification instruction, comprising: a read only processor identification register storing microprocessor identification data, the identification data including data fields that identify a type of the microprocessor, wherein the processor identification register is formed in the microprocessor; a decoder for receiving and decoding an identification instruction, the decoder providing a decoded identification instruction from a received identification instruction; a microcode read only memory, the microcode read only memory separate from the first read only memory; control logic that executes decoded instructions from the decoder, the control logic coupled to the microcode read only memory for assistance with execution of decoded instructions from the decoder; and a read/write register, wherein the control logic reads the processor identification register and stores at least a portion of the microprocessor identification data in the read/write register in response to the decoded identification instruction.
Claim 14
Dependent Claim
152 words
An identification apparatus within a microprocessor for identifying the microprocessor in response to an identification instruction, comprising: a read only processor identification register storing microprocessor identification data, the identification data including data fields that identify a type of the microprocessor, wherein the processor identification register is formed in the microprocessor; a decoder for receiving and decoding an identification instruction, the decoder providing a decoded identification instruction from a received identification instruction; a microcode read only memory, the microcode read only memory separate from the first read only memory; control logic that executes decoded instructions from the decoder, the control logic coupled to the microcode read only memory for assistance with execution of decoded instructions from the decoder; and a read/write register, wherein the control logic reads the processor identification register and stores at least a portion of the microprocessor identification data in the read/write register in response to the decoded identification instruction.
Claim 15
Dependent Claim
20 words
The apparatus of claim 12 wherein a portion of each of a plurality of registers forms the processor identification register.
Claim 16
Dependent Claim
22 words
The apparatus of claim 12 wherein the control logic executes the decoded identification instruction without assistance from the microcode read only memory.
Claim 17
Dependent Claim
22 words
The apparatus of claim 12 wherein the control logic executes the decoded identification instruction with assistance from the microcode read only memory.
Claim 18
Dependent Claim
22 words
The apparatus of claim 12 wherein said data fields includes at least one family field indicative of a family of the microprocessor.
Claim 19
Dependent Claim
22 words
The apparatus of claim 12 wherein said data fields includes at least one model field indicative of a model of the microprocessor.
Claim 20
Dependent Claim
23 words
The apparatus of claim 12 wherein said data fields includes at least one revision field indicative of a stepping level of the microprocessor.
Claim 21
Dependent Claim
24 words
The apparatus of claim 12 wherein said data fields includes at least one serial number field indicative of a serial number of the microprocessor.
Claim 22
Dependent Claim
25 words
The apparatus of claim 12 wherein said data fields includes at least one features field indicative of at least one feature implemented in that microprocessor.
Claim 23
Dependent Claim
29 words
The apparatus of claim 12 wherein the microprocessor includes a flag register, the flag register including at least one bit indicative of the existence of the microprocessor identification apparatus.
References Cited (Backward Citations)
US4853844A
Cited
DE3624373A1
Cited
US4964074A
Cited
US4974191A
Cited
US5426767A
Cited
US4866769A
Cited
US4970640A
Cited
EP0313848B1
Cited
US5121486A
Cited
US4967346A
Cited
US5113518A
Cited
EP0351961A2
Cited
GB2230362A
Cited
US5163145A
Cited
US5144551A
Cited
US5459854A
Cited
US5287531A
Cited
US5214652A
Cited
GB2264375A
Cited
US5408611A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-10-06 | 2001-04-07 | 2001-10-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-10-06 | 2005-04-07 | 2005-10-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-10-06 | 2009-04-07 | 2009-10-07 | $7700.00 | Window Closed / Lapsed |