US5671173A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit device with oblique metallization lines over memory bit and word lines
Assignee: Panasonic Holdings Corp
•
Filing: 1997-01-27
•
Granted: 1997-09-23
•
Expires: 2017-01-27
Abstract
Abstract The present invention discloses a semiconductor integrated circuit device. This semiconductor integrated circuit has metal wiring layers of four levels including peripheral circuits of a memory module which are formed by word and bit lines in a lattice arrangement. The word lines are provided in the first-level metal wiring layer and the bit lines are provided in the second-level metal wiring layer. Provided in the third-level metal wiring layer is a first over-memory wire without direct access to any memory cell. A second over-memory wire without direct access to any memory cell is provided in the fourth-level metal wiring layer. The first and second over-memory wires for establishing connections between functional circuit blocks, are arranged in such a way that they extend across the word lines and the bit lines at an angle of 45 degrees.
Inventors
- 👤 Yasuhiro Tomita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 14:35
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/06; G11C5/063; H; H10; H10B; H10B12/00; H10B12/50; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/43
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
106 words
A semiconductor integrated circuit device comprising: a semiconductor substrate; a memory module formed on said semiconductor substrate, said memory module comprising a plurality of memory cells each of which has a corresponding word line and bit line; a plurality of functional circuits formed on said semiconductor substrate; and an over-memory wire formed on said semiconductor substrate, said over-memory wire operative for connecting two functional circuits of said plurality of functional circuits with each other, said two functional circuits forming a first pair of functional circuits, wherein said over-memory wire passes over said memory module and extends obliquely across both said word lines and said bit lines.
Claim 2
Dependent Claim
106 words
A semiconductor integrated circuit device comprising: a semiconductor substrate; a memory module formed on said semiconductor substrate, said memory module comprising a plurality of memory cells each of which has a corresponding word line and bit line; a plurality of functional circuits formed on said semiconductor substrate; and an over-memory wire formed on said semiconductor substrate, said over-memory wire operative for connecting two functional circuits of said plurality of functional circuits with each other, said two functional circuits forming a first pair of functional circuits, wherein said over-memory wire passes over said memory module and extends obliquely across both said word lines and said bit lines.
Claim 3
Dependent Claim
124 words
The semiconductor integrated circuit device of claim 1 further comprising: an interblock wire formed on said semiconductor substrate, said interblock wire operative for connecting two different functional circuits from said first pair of functional circuits of said plurality of functional circuits with each other; a first rectangular coordinate system for routing said word lines and said bit lines; and a second rectangular coordinate system for routing said interblock wire, wherein: said interblock wire does not pass over said memory module; respective coordinate axes of said first rectangular coordinate system are arranged to extend in parallel with or orthogonally to respective coordinate axes of said second rectangular coordinate system; and said over-memory wire extends obliquely across said coordinate axes of said second rectangular coordinate system.
Claim 4
Dependent Claim
114 words
The semiconductor integrated circuit device of claim 1 further comprising: an interblock wire formed on said semiconductor substrate, said interblock wire operative for connecting two different functional circuits from said first pair of functional circuits of said plurality of functional circuits with each other; a first rectangular coordinate system for routing said word lines and said bit lines; and a second rectangular coordinate system for routing said interblock wire, wherein: respective coordinate axes of said first rectangular coordinate system are arranged to extend obliquely across respective coordinate axes of said second rectangular coordinate system; and said over-memory wire extends in parallel with or orthogonally to said coordinate axes of said second rectangular coordinate system.
Claim 5
Dependent Claim
60 words
The semiconductor integrated circuit device of claim 3 further comprising an input/output circuit pad for inputting a signal from outside said semiconductor integrated circuit device or outputting a signal from said semiconductor integrated circuit device; said input/output circuit pad arranged within a triangular region defined by said memory module and two adjacent functional circuits of said plurality of functional circuits.
Claim 6
Dependent Claim
25 words
The semiconductor integrated circuit of claim 1, wherein said over-memory wire comprises a pair of wires capable of transmitting respective signals in a complementary relationship.
Claim 7
Dependent Claim
55 words
The semiconductor integrated circuit device of claim 1 further comprising: a dummy over-memory wire formed on said semiconductor substrate; said dummy over-memory wire extending over said memory module and extending parallel with and next to said over-memory wire; said dummy over-memory wire transmitting a complement of a signal that is transmitted by said over-memory wire.
Claim 8
Dependent Claim
155 words
A semiconductor integrated circuit device comprising: a semiconductor substrate; a memory module formed on said semiconductor substrate, said memory module comprising a plurality of memory cells each of which has a corresponding word line and bit line; a plurality of functional circuits formed on said semiconductor substrate; an over-memory wire formed on said semiconductor substrate, said over-memory wire operative for connecting two functional circuits of said plurality of functional circuits with each other; and a dummy over-memory wire formed on said semiconductor substrate, said dummy over-memory wire operative for connecting said two functional circuits of said plurality of functional circuits with each other, wherein: said over-memory wire passes over said memory module and extends obliquely across both said word lines and bit lines; said dummy over-memory wire extends in parallel with and next to said over-memory wire; and said dummy over-memory wire transmits a complement of a signal that is transmitted by said over-memory wire.
Claim 9
Dependent Claim
155 words
A semiconductor integrated circuit device comprising: a semiconductor substrate; a memory module formed on said semiconductor substrate, said memory module comprising a plurality of memory cells each of which has a corresponding word line and bit line; a plurality of functional circuits formed on said semiconductor substrate; an over-memory wire formed on said semiconductor substrate, said over-memory wire operative for connecting two functional circuits of said plurality of functional circuits with each other; and a dummy over-memory wire formed on said semiconductor substrate, said dummy over-memory wire operative for connecting said two functional circuits of said plurality of functional circuits with each other, wherein: said over-memory wire passes over said memory module and extends obliquely across both said word lines and bit lines; said dummy over-memory wire extends in parallel with and next to said over-memory wire; and said dummy over-memory wire transmits a complement of a signal that is transmitted by said over-memory wire.
Claim 10
Dependent Claim
28 words
The semiconductor integrated circuit device of claim 7 wherein said over-memory wire and said dummy over-memory wire are positioned between two adjacent bit lines of said memory module.
Claim 11
Dependent Claim
42 words
The semiconductor integrated circuit device of claim 7 wherein said over-memory wire and said dummy over-memory wire are placed so as to face each other with a bit line of said memory module between said over-memory wire and said dummy over-memory wire.
Claim 12
Dependent Claim
100 words
A semiconductor integrated circuit device comprising: a first semiconductor substrate; a second semiconductor substrate laminated to said first semiconductor substrate; a memory module formed on said first semiconductor substrate, said memory module comprising a plurality of memory cells each of which has a corresponding word line and bit line; a plurality of functional circuits formed on said second semiconductor substrate; and an over-memory wire formed on said second semiconductor substrate, said over-memory wire operative for connecting two functional circuits of said plurality of functional circuits; wherein said over-memory wire extends obliquely across both said word lines and said bit lines.
Claim 13
Dependent Claim
100 words
A semiconductor integrated circuit device comprising: a first semiconductor substrate; a second semiconductor substrate laminated to said first semiconductor substrate; a memory module formed on said first semiconductor substrate, said memory module comprising a plurality of memory cells each of which has a corresponding word line and bit line; a plurality of functional circuits formed on said second semiconductor substrate; and an over-memory wire formed on said second semiconductor substrate, said over-memory wire operative for connecting two functional circuits of said plurality of functional circuits; wherein said over-memory wire extends obliquely across both said word lines and said bit lines.
References Cited (Backward Citations)
US3474297A
Cited
US3769108A
Cited
US4673966A
Cited
JPH02146769A
Cited
US5075753A
Cited
US5111271A
Cited
US5189505A
Cited
JPH0423348A
Cited
US5362984A
Cited
US5309015A
Cited
US5355004A
Cited
US5459356A
Cited
US5373188A
Cited
US5473196A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-09-22 | 2001-03-24 | 2001-09-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-09-22 | 2005-03-24 | 2005-09-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-09-22 | 2009-03-24 | 2009-09-23 | $7700.00 | Window Closed / Lapsed |