US5663097A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of fabricating a semiconductor device having an insulating side wall
Assignee: Canon Inc
•
Filing: 1994-09-28
•
Granted: 1997-09-02
•
Expires: 2014-09-28
Abstract
Abstract A method of fabricating semiconductor devices comprises the following process of: forming an electrode leading out window having its vertical side wall at a given position in the functional element formed on a semiconductor substrate; forming an insulating film on the surface of the side wall; and depositing an electrode metal in the leading out window.
Inventors
- 👤 Masaru Sakamoto
- 👤 Kei Fujita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 23:19
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/074; H10W20/076; H10D; H10D10/00; H10D10/01; H10D10/051; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D64/00; H10D64/20; H10D64/23; H10D64/251; H10D64/258; H10D64/259; H10P; H10P30/00; H10P30/20; H10P30/22; H10W20/081; H10W20/082; H10W20/40
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
207 words
A method of producing a semiconductor device including a bipolar transistor, comprising the steps of: (a) forming a semiconductor layer of a first conductivity type for formulation into a base region on a substrate; (b) providing an insulating film of a width W1 on the semiconductor layer; (c) providing a conductive layer, for formulating into a base electrode, so that the conductive layer covers the insulating film on the semiconductor layer and contacts the semiconductor layer; (d) providing a nitride layer on the conductive layer; (e) removing partially the conductive layer and the nitride layer, for forming an opening having a width W2, which is smaller than the width W1 of the insulating film; (f) introducing a dopant into the opening for forming a semiconductor layer of a second conductivity type, for formulation into a emitter, within the semiconductor layer; (g) after said step (f), performing an oxidization for forming an oxide at a side wall and at a bottom wall of the opening; (h) etching for removing the oxide and the insulating film at the bottom of the opening, with the oxide remaining at the side wall; and (i) burying a conductor within the opening for forming an emitter electrode for contact to the semiconductor layer.
Claim 2
Independent Claim
207 words
A method of producing a semiconductor device including a bipolar transistor, comprising the steps of: (a) forming a semiconductor layer of a first conductivity type for formulation into a base region on a substrate; (b) providing an insulating film of a width W1 on the semiconductor layer; (c) providing a conductive layer, for formulating into a base electrode, so that the conductive layer covers the insulating film on the semiconductor layer and contacts the semiconductor layer; (d) providing a nitride layer on the conductive layer; (e) removing partially the conductive layer and the nitride layer, for forming an opening having a width W2, which is smaller than the width W1 of the insulating film; (f) introducing a dopant into the opening for forming a semiconductor layer of a second conductivity type, for formulation into a emitter, within the semiconductor layer; (g) after said step (f), performing an oxidization for forming an oxide at a side wall and at a bottom wall of the opening; (h) etching for removing the oxide and the insulating film at the bottom of the opening, with the oxide remaining at the side wall; and (i) burying a conductor within the opening for forming an emitter electrode for contact to the semiconductor layer.
Claim 3
Dependent Claim
25 words
A method of producing a semiconductor device according to claim 1, wherein the conductor is deposited selectively by a CVD process using alkyl aluminum hydride.
Claim 4
Dependent Claim
20 words
A method of producing a semiconductor device according to claim 2, wherein the alkyl aluminum hydride is dimethyl aluminum hydride.
References Cited (Backward Citations)
US4531282A
Cited
JPS5457955A
Cited
JPS5772321A
Cited
US5296391A
Cited
FR2525029A1
Cited
US4546536A
Cited
JPS61184872A
Cited
US4621413A
Cited
US4814846A
Cited
US4816889A
Cited
JPS62179760A
Cited
US5089425A
Cited
US4879254A
Cited
US4816899A
Cited
US4892837A
Cited
US4885259A
Cited
JPH01205522A
Cited
US5010026A
Cited
JPH02301142A
Cited
EP0420595A2
Cited
US5006911A
Cited
US5279976A
Cited
US5208172A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-09-01 | 2001-03-03 | 2001-09-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-09-01 | 2005-03-03 | 2005-09-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-09-01 | 2009-03-03 | 2009-09-02 | $7700.00 | Window Closed / Lapsed |