US4892837A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for manufacturing semiconductor integrated circuit device
Assignee: Hitachi Ltd
•
Filing: 1988-12-02
•
Granted: 1990-01-09
•
Expires: 2008-12-02
Abstract
Abstract Disclosed is a method of producing a bipolar transistor which enables an external base region, an intrinsic base region and an emitter region to be formed in self-alignment with respect to the base electrode. More specifically, the method comprises the steps of side-etching an insulating film formed underneath the base electrode by a wet etching process to provide an undercut portion, depositing polycrystalline silicon so as to extend into the undercut portion by low pressure CVD to thereby fill the undercut portion with the polycrystalline silicon, and subjecting the polycrystalline silicon to thermal oxidation, thereby simultaneously forming a sidewall spacer whereby the base electrode and the emitter electrode are electrically isolated from each other and an oxide film on the emitter forming region, the oxide film having high selectivity in anisotropic etching with respect to the substrate (silicon).
Inventors
- 👤 Satoshi Kudo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 11:39
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/01; H10D10/051; H10D64/00; H10D64/20; H10D64/23; H10D64/251; H10D64/258; H10D64/27; H10D64/281; H10D84/00; H10D84/40; H10D84/401; H10W; H10W20/00; H10W20/40; Y; Y10; Y10S; Y10S148/00; Y10S148/011
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
226 words
A method for manufacturing a semiconductor integrated circuit having a bipolar transistor in which an emitter electrode in led out from a region surrounded by a base electrode, comprising the steps of: (a) successively forming a first insulating film, a base electrode forming layer including a silicon film as a principal constituent and a second insulating film on a principal surface of a silicon substrate; (b) patterning said base electrode forming layer by an anisotropic etching process to form a base electrode; (c) side-etching said first insulating film underneath the end portion of said base electrode on the side thereof which is closer to an emitter electrode forming region which is surrounded by said base electrode by an isotropic etching process to form an under cut portion; (d) depositing a silicon film on the whole surface of said substrate in such a manner that said undercut portion is filled with said silicon film; (e) forming said silicon film into a third insulating film except for that part of said silicon film which is buried in said undercut portion; (f) removing said third insulating film from the emitter electrode forming region by etching to expose the surface of said silicon substrate, the removing of the third insulating film being performed by anisotropic etching; and (g) forming an emitter electrode on the exposed surface of said silicon substrate.
Claim 2
Independent Claim
226 words
A method for manufacturing a semiconductor integrated circuit having a bipolar transistor in which an emitter electrode in led out from a region surrounded by a base electrode, comprising the steps of: (a) successively forming a first insulating film, a base electrode forming layer including a silicon film as a principal constituent and a second insulating film on a principal surface of a silicon substrate; (b) patterning said base electrode forming layer by an anisotropic etching process to form a base electrode; (c) side-etching said first insulating film underneath the end portion of said base electrode on the side thereof which is closer to an emitter electrode forming region which is surrounded by said base electrode by an isotropic etching process to form an under cut portion; (d) depositing a silicon film on the whole surface of said substrate in such a manner that said undercut portion is filled with said silicon film; (e) forming said silicon film into a third insulating film except for that part of said silicon film which is buried in said undercut portion; (f) removing said third insulating film from the emitter electrode forming region by etching to expose the surface of said silicon substrate, the removing of the third insulating film being performed by anisotropic etching; and (g) forming an emitter electrode on the exposed surface of said silicon substrate.
Claim 3
Dependent Claim
54 words
A manufacturing method according to claim 1, wherein said base electrode has an impurity of a predetermined conductivity type introduced therein, the impurity introduced in said base electrode being diffused into the principal surface region of said silicon substrate through said silicon film buried in said undercut portion to form an external base region.
Claim 4
Dependent Claim
44 words
A manufacturing method according to claim 2, wherein the size of said external base region is determined by the extent to which the impurity in said base electrode is diffused, said external base region being formed in self-alignment with respect to said base electrode.
Claim 5
Dependent Claim
23 words
A manufacturing method according to claim 1, wherein said silicon film buried in said undercut portion is a polycrystalline silicon film which is
Claim 6
Dependent Claim
50 words
A manufacturing method according to claim 1, wherein said base electrode and said emitter electrode are electrically isolated from each other by means of the third insulating film remaining on the sidewall portion of said base electrode after said third insulating film has been subjected to the anisotropic etching process.
Claim 7
Dependent Claim
21 words
A manufacturing method according to claim 1, wherein each of said first and third insulating films is a silicon oxide film.
Claim 8
Dependent Claim
85 words
A manufacturing method according to claim 1, wherein an active-base region of said bipolar transistor is formed by introducing an impurity of a predetermined conductivity type into the principal surface region of said silicon substrate within the region which is surrounded by said base electrode and an emitter region of said bipolar transistor is formed by introducing an impurity of a predetermined conductivity type into the principal surface region of said silicon substrate within the region surrounded by said base electrode through said emitter electrode.
Claim 9
Dependent Claim
105 words
A manufacturing method according to claim 1, wherein, in said patterning said base electrode layer, a sidewall portion of the base electrode, closest to the emitter electrode forming region, is provided; the silicon film is deposited on said sidewall portion in said depositing the silicon film on the whole surface of the substrate; the silicon film on said sidewall portion is formed into said third insulating film in said forming said silicon film into the third insulating film; and, in said removing said third insulating film from the emitter electrode forming region, the third insulating film on said sidewall portion remains on the sidewall portion.
Claim 10
Dependent Claim
50 words
A manufacturing method according to claim 8, wherein said base electrode and said emitter electrode are electrically isolated from each other by means of the third insulating film remaining on the sidewall portion of said base electrode after said third insulating film has been subjected to the anisotropic etching process.
Claim 11
Dependent Claim
28 words
A manufacturing method according to claim 1, wherein a predetermined impurity is introduced through the emitter electrode so as to form an emitter region of the bipolar transistor.
Claim 12
Dependent Claim
51 words
A manufacturing method according to claim 1, wherein said base electrode forming layer is formed of a polycrystalline silicon film, a composite layer comprising a polycrystalline silicon film and a refractory metal silicide film stacked thereon, or a layer comprising a polycrystalline silicon film and a refractory metal film stacked thereon.
Claim 13
Dependent Claim
23 words
A manufacturing method according to claim 1, wherein the isotropic etching process for side-etching the first insulating film is performed by wet etching.
Claim 14
Dependent Claim
37 words
A manufacturing method according to claim 1, wherein the silicon film is deposited on the whole surface of said substrate, including so as to fill the undercut portion, by chemical vapor deposition carried out under low pressure.
Claim 15
Dependent Claim
50 words
A manufacturing method according to claim 1, wherein, in forming said silicon film into the third insulating film, a portion of said part of said silicon film which is buried in said undercut portion is formed into the third insulating film, the remainder of the buried part remaining as silicon.
Claim 16
Dependent Claim
40 words
A manufacturing method according to claim 14, wherein said portion of the buried part of the silicon film which is formed into the third insulating film is a portion extending from a position closest to the emitter electrode forming region.
Claim 17
Dependent Claim
25 words
A manufacturing method according to claim 1, wherein the silicon film is formed into the third insulating film by thermal oxidation of the silicon film.
Claim 18
Dependent Claim
72 words
A manufacturing method according to claim 16, wherein the base electrode includes impurities of a predetermined conductivity type, and said impurities diffuse into the substrate, through the part of the silicon film buried in the undercut portion, during the thermal oxidation to form the third insulating film, so as to form an external base region of the bipolar transistor, whereby the external base region is formed in self-alignment with the base electrode.
Claim 19
Dependent Claim
52 words
A manufacturing method according to claim 1, wherein, after said removing said third insulating film and prior to said forming the emitter electrode, a semiconductor region for use as an active-base region is formed in a surface region of the silicon substrate, the emitter electrode then being provided on the semiconductor region.
Claim 20
Dependent Claim
32 words
A manufacturing method according to claim 18, wherein a predetermined impurity is introduced into the semiconductor region through the emitter electrode so as to form an emitter region of the bipolar transistor.
Claim 21
Dependent Claim
23 words
A manufacturing method according to claim 1, wherein the anisotropic etching process used to remove the third insulating film is reactive ion etching.
Claim 22
Dependent Claim
33 words
A manufacturing method according to claim 1, wherein said silicon substrate includes at least one MISFET, whereby a semiconductor integrated circuit having a bipolar transistor and at least one MISFET can be formed.
Claim 23
Dependent Claim
16 words
A manufacturing method according to claim 21, wherein said at least one MISFET includes complementary MISFETs.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-01-08 | 1993-07-10 | 1994-01-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-01-08 | 1997-07-10 | 1998-01-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-01-08 | 2001-07-10 | 2002-01-09 | $7700.00 | Window Closed / Lapsed |