§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US5661679A Expired / Lapsed US ⏱️ 0.0 years remaining

Delay circuit having a plurality of memory cells and corresponding control circuits for controlling the movement of a signal through the memory cells

Assignee: US Philips Corp
•
Filing: 1996-02-01
•
Granted: 1997-08-26
•
Expires: 2016-02-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A delay circuit having at least two memory cells (3, 4, 5, 6, 8, 9) each including a capacitive memory element (20, 26, 40, 45), a write transistor (22, 28, 42, 47) by which information to be delayed can be written from a write line (18) into the capacitive memory element (20, 26, 40, 45), and a read transistor (21, 27, 41, 46) by which information can be read from the capacitive memory element (20, 26, 40, 45) on a read line (19), and having a control arrangement which is clocked by means of a first control clock and whose input receives a control signal and which includes intercoupled control circuits (11, 12, 13, 14, 15, 16) one of which is associated with a respective memory cell (3, 4, 5, 6, 8, 9), each control circuit (11, 12, 13, 14, 15, 16) of the read transistor (21, 27, 41, 46) of the associated memory cell (3, 4, 5, 6, 8, 9) being controllable by means of the input signal and each control circuit (11, 12, 13, 14, 15, 16) of the write transistor (22, 28, 42, 47) of the associated memory cell being controllable by means of the output signal, in which each control circuit (11, 12, 13, 14, 15, 16) has a first control element (43, 48, 24, 30) and a subsequent second control element (44, 49, 25, 31), those control circuits (14) whose preceding control circuit (11) is arranged locally remote have a third control element (29) preceding the first control element (30), in that the input of the third control element (29) receives the output signal of the first control element (24) of the preceding, spatially remote control circuit (11), and in that the first control elements (43, 48, 24, 30) of the control circuits (11, 12, 13, 14, 15, 16) are clocked by the first clock and the second (44, 49, 25, 31) and third (29) control elements of the control circuits (11, 12, 13, 14, 15, 16) are clocked by a second clock.

Inventors

  • 👤 Sonke Struck

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 13:28
CPC Classifications
G; G11; G11C; G11C27/00; G11C27/04

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 231 words
A delay circuit having a plurality of memory cells each comprising a capacitive memory element, a write transistor for writing information to be delayed from a write line into the capacitive memory element, and a read transistor for reading information from the capacitive memory element to a read line, said delay circuit further having a control arrangement which is clocked by a first control clock, said control arrangement having an input for receiving a control signal, and comprising intercoupled control circuits each associated with a respective memory cell, the read transistor of each respective memory cell being controllable by an input signal of the respective control circuit and the write transistor of each respective memory cell being controllable by an output signal of the respective control circuit, characterized in that each control circuit includes a first control element and a subsequent second control element, in that each control circuit which is arranged locally remote from a preceding control circuit further includes a third control element preceding the first control element, in that an input of the third control element receives an output signal of the first control element of said locally remote preceding control circuit, and in that the first control elements of the control circuits are clocked by the first control clock, and the second and third control elements of the control circuits are clocked by a second control clock.
Claim 2
Dependent Claim 231 words
A delay circuit having a plurality of memory cells each comprising a capacitive memory element, a write transistor for writing information to be delayed from a write line into the capacitive memory element, and a read transistor for reading information from the capacitive memory element to a read line, said delay circuit further having a control arrangement which is clocked by a first control clock, said control arrangement having an input for receiving a control signal, and comprising intercoupled control circuits each associated with a respective memory cell, the read transistor of each respective memory cell being controllable by an input signal of the respective control circuit and the write transistor of each respective memory cell being controllable by an output signal of the respective control circuit, characterized in that each control circuit includes a first control element and a subsequent second control element, in that each control circuit which is arranged locally remote from a preceding control circuit further includes a third control element preceding the first control element, in that an input of the third control element receives an output signal of the first control element of said locally remote preceding control circuit, and in that the first control elements of the control circuits are clocked by the first control clock, and the second and third control elements of the control circuits are clocked by a second control clock.
Claim 3
Dependent Claim 57 words
A delay circuit as claimed in claim 1, characterized in that said delay circuit further comprises an additional memory cell, and an output of the second control element of said locally remote preceding control circuits and an output of the third control element of the subsequent locally remote control circuit are coupled to said additional memory cell.
Claim 4
Dependent Claim 112 words
A delay circuit as claimed in claim 1, characterized in that said delay circuit further comprises at least one additional memory cell and at least one further additional memory cell, said at least one additional and further additional memory cells not delaying the information, an output of the second control element of each of said locally remote preceding control circuits being coupled to a read transistor of a respective one of said at least one additional memory cells, and an output of the third control element of the subsequent locally remote control circuit being coupled to a write transistor of a respective one of said at least one further additional memory cells.
Claim 5
Dependent Claim 86 words
A delay circuit as claimed in claim 1, characterized in that said plurality of memory cells is divided into a first group of memory cells arranged in a first area, and a second group of memory cells arranged in second, locally remote area, and in that the output signal of the first control element of the control circuit associated with the last memory cell of the first group represents the input signal of the control circuit associated with the first memory cell of the second group.
Claim 6
Dependent Claim 17 words
A delay circuit as claimed in claim 1, characterized in that the control circuits are serially arranged.
Claim 7
Dependent Claim 22 words
A delay circuit as claimed in claim 1, characterized in that the input of the control arrangement receives an external control signal.
Claim 8
Dependent Claim 35 words
A delay circuit as claimed in claim 1, characterized in that the input of the control arrangement is coupled to an output of the control arrangement for receiving an output signal of the control arrangement.
Claim 9
Dependent Claim 30 words
A delay circuit as claimed in claim 1, characterized in that the input of the control arrangement is coupled to receive an output signal of one of the control circuits.

References Cited (Backward Citations)

US5012143A Cited
US5313438A Cited
US5555215A Cited
US5574681A Cited
US5068825A Cited
US5519660A Cited
US5544096A Cited
US5493527A Cited
US5574694A Cited
US5566116A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-08-25 2001-02-24 2001-08-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-08-25 2005-02-24 2005-08-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-08-25 2009-02-24 2009-08-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag