US5313438A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Delay apparatus
Assignee: Canon Inc
•
Filing: 1993-06-16
•
Granted: 1994-05-17
•
Expires: 2013-06-16
Abstract
Abstract A delay apparatus comprises one or a plurality of shift registers, a plurality of signal accumulating capacitors which are mutually coupled by transfer transistors, a plurality of write switches each of which is arranged between an input terminal and either one of the capacitors and which are controlled by outputs of the shift registers, and a plurality of read switches which are arranged between the plurality of capacitors and an output terminal and are controlled by the outputs of the shift registers, wherein the signal charges accumulated in the one capacitor are capacitively divided into other capacitors through the transfer transistors for transferring the signal charges.
Inventors
- 👤 Teruo Hieda
- 👤 Hidetoshi Wada
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 23:28
CPC Classifications
G; G11; G11C; G11C27/00; G11C27/04; H; H04; H04N; H04N5/00; H04N5/14
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
149 words
A delay apparatus comprising: at least one shift register; a first group of a plurality of capacitors connected to transfer transistors respectively, each for accumulating a signal; a plurality of write switches each of which is arranged between an input terminal and each of said plurality of capacitors of the first group and is controlled by an output of the shift register, for writing signals inputs to said input terminal into said plurality of capacitors of the first group, respectively; a second group of a plurality of capacitors connected to said transfer transistors respectively, each for accumulating a signal divided from the signal accumulated in each of said plurality of capacitors of the first group; and output means for outputting the signal accumulated in said plurality of capacitors of the first group and the signal accumulated in said plurality of capacitors of the second group, in a predetermined period.
Claim 2
Dependent Claim
149 words
A delay apparatus comprising: at least one shift register; a first group of a plurality of capacitors connected to transfer transistors respectively, each for accumulating a signal; a plurality of write switches each of which is arranged between an input terminal and each of said plurality of capacitors of the first group and is controlled by an output of the shift register, for writing signals inputs to said input terminal into said plurality of capacitors of the first group, respectively; a second group of a plurality of capacitors connected to said transfer transistors respectively, each for accumulating a signal divided from the signal accumulated in each of said plurality of capacitors of the first group; and output means for outputting the signal accumulated in said plurality of capacitors of the first group and the signal accumulated in said plurality of capacitors of the second group, in a predetermined period.
Claim 3
Dependent Claim
45 words
An apparatus according to claim 1, wherein said delay apparatus has a plurality of combinations each comprising the shift register, the first group of a plurality of capacitors, the transfer transistor, the plurality of write switches and the second group of a plurality of capacitors.
Claim 4
Dependent Claim
26 words
An apparatus according to claim 1, wherein said output means includes first reading means for reading out the signal accumulated in the first group of capacitors.
Claim 5
Dependent Claim
26 words
An apparatus according to claim 3, wherein said output means includes second reading means for reading out the signal accumulated in the second group of capacitors.
Claim 6
Dependent Claim
23 words
An apparatus according to claim 4, wherein said output means includes drifting means for alternately making the first and second reading means operative.
Claim 7
Dependent Claim
26 words
An apparatus according to claim 5, wherein the driving means switches and drives the first and second reading means every horizontal period of a television period.
Claim 8
Dependent Claim
87 words
A process apparatus comprising: a) a first line memory for receiving a first line signal for a first period and for storing the received first line signal; b) a second line memory for receiving a second line signal divided from said first line signal stored in the first line memory and for storing the received second line signal; and c) control means for reading out said first and second line signals from said first and second line memories for a second period different from said first period.
Claim 9
Dependent Claim
87 words
A process apparatus comprising: a) a first line memory for receiving a first line signal for a first period and for storing the received first line signal; b) a second line memory for receiving a second line signal divided from said first line signal stored in the first line memory and for storing the received second line signal; and c) control means for reading out said first and second line signals from said first and second line memories for a second period different from said first period.
Claim 10
Dependent Claim
15 words
An apparatus according to claim 7, wherein the first memory includes a plurality of capacitors.
Claim 11
Dependent Claim
15 words
An apparatus according to claim 8, wherein the second memory includes a plurality of capacitors.
Claim 12
Dependent Claim
34 words
An apparatus according to claim 7, further including switching means, arranged between the first and second memories, for selectively transferring a part of the signal accumulated in the first memory to the second memory.
Claim 13
Dependent Claim
26 words
An apparatus according to claim 7, wherein said first line memory and said second line memory, respectively, have a capacity for storing one horizontal line signal.
Claim 14
Dependent Claim
22 words
An apparatus according to claim 11, wherein said first line signal and said second line signal are each one horizontal line signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-05-16 | 1997-11-15 | 1998-05-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-05-16 | 2001-11-15 | 2002-05-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-05-16 | 2005-11-15 | 2006-05-17 | $7700.00 | Window Closed / Lapsed |