Patent US5633805A successfully refreshed from Google Patents.
US5633805A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Logic synthesis having two-dimensional sizing progression for selecting gates from cell libraries
Assignee: Intel Corp
•
Filing: 1994-09-30
•
Granted: 1997-05-27
•
Expires: 2014-09-30
Abstract
Abstract A logic synthesis method uses a two-dimensional sizing progression for selecting gates from a cell library in designing an integrated circuit. The drive load and desired performance for each logic gate in a functional configuration for the integrated circuit may be determined. The device configuration or gate to implement the logic gate may be selected from a cell library. The selected gate has a drive load range encompassing the determined drive load and achieves a desired performance target for the logic gate. A two-dimensional sizing progression may be used to help minimize layout area, power consumption, and performance loss in implementing BiNMOS gates.
Inventors
- 👤 Carl J. Simonsen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 14:02
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/327
Claims Analysis
Total Claims: 40
Claim 1
Independent Claim
101 words
A logic synthesis method having two-dimensional sizing progression for selecting a logic gate to be implemented within a circuit, comprising the steps of: (a) determining a drive load and a desired performance for the logic gate; (b) determining a group of gates restricted to a drive load range encompassing the determined drive load from a cell library by utilizing a look-up table that contains at least a minimum drive load and a maximum drive load corresponding to each gate of said group of gates; and (c) selecting one gate from the group of gates to be used as the logic gate.
Claim 2
Dependent Claim
101 words
A logic synthesis method having two-dimensional sizing progression for selecting a logic gate to be implemented within a circuit, comprising the steps of: (a) determining a drive load and a desired performance for the logic gate; (b) determining a group of gates restricted to a drive load range encompassing the determined drive load from a cell library by utilizing a look-up table that contains at least a minimum drive load and a maximum drive load corresponding to each gate of said group of gates; and (c) selecting one gate from the group of gates to be used as the logic gate.
Claim 3
Dependent Claim
17 words
The method of claim 1, wherein the group of gates from the cell library include BiNMOS gates.
Claim 4
Dependent Claim
17 words
The method of claim 1, wherein the group of gates from the cell library include CMOS gates.
Claim 5
Dependent Claim
19 words
The method of claim 1, wherein the selecting step is based on the desired performance for the logic gate.
Claim 6
Dependent Claim
164 words
A logic synthesis method having two-dimensional sizing progression for selecting a logic gate to be implemented within a circuit, comprising the steps of: (a) determining a drive load and a desired performance for the logic gate; (b) determining a group of gates restricted to a drive load range encompassing the determined drive load from a cell library, said drive load range being defined by a minimum drive load and a maximum drive load; and (c) selecting one gate from the group of gates to be used as the logic gate, wherein said selecting step includes (i) selecting one of the gates from the group of gates that is a smallest gate in physical size in the group of gates, and (ii) replacing the one gate selected in the selecting step (c)(i) with another gate from the group of gates based on the desired performance for the logic gate, the another gate being larger in physical size than the one gate selected in step (c)(i).
Claim 7
Dependent Claim
164 words
A logic synthesis method having two-dimensional sizing progression for selecting a logic gate to be implemented within a circuit, comprising the steps of: (a) determining a drive load and a desired performance for the logic gate; (b) determining a group of gates restricted to a drive load range encompassing the determined drive load from a cell library, said drive load range being defined by a minimum drive load and a maximum drive load; and (c) selecting one gate from the group of gates to be used as the logic gate, wherein said selecting step includes (i) selecting one of the gates from the group of gates that is a smallest gate in physical size in the group of gates, and (ii) replacing the one gate selected in the selecting step (c)(i) with another gate from the group of gates based on the desired performance for the logic gate, the another gate being larger in physical size than the one gate selected in step (c)(i).
Claim 8
Dependent Claim
17 words
The method of claim 5, wherein the group of gates for the cell library include BiNMOS gates.
Claim 9
Dependent Claim
17 words
The method of claim 5, wherein the group of gates from the cell library include CMOS gates.
Claim 10
Dependent Claim
20 words
The method according to claim 5, wherein the selecting step is based on the desired performance for the logic gate.
Claim 11
Dependent Claim
146 words
A logic synthesis method having two-dimensional sizing progression for selecting a logic gate to be implemented within a circuit, comprising the steps of: (a) determining a drive load and a desired performance for the logic gate to be implemented; (b) determining a group of gates restricted to a drive load range encompassing the determined drive load from a cell library that includes a plurality of sets of gates, each gate in one set of gates of the plurality of sets of gates is included in the group of gates and has a drive load range that encompasses the drive load and is approximately the same as the drive load range for any other gate in the one set of gates; and (c) selecting one gate from the group of gates to be used as the logic gate based on the desired performance for the logic gate.
Claim 12
Dependent Claim
146 words
A logic synthesis method having two-dimensional sizing progression for selecting a logic gate to be implemented within a circuit, comprising the steps of: (a) determining a drive load and a desired performance for the logic gate to be implemented; (b) determining a group of gates restricted to a drive load range encompassing the determined drive load from a cell library that includes a plurality of sets of gates, each gate in one set of gates of the plurality of sets of gates is included in the group of gates and has a drive load range that encompasses the drive load and is approximately the same as the drive load range for any other gate in the one set of gates; and (c) selecting one gate from the group of gates to be used as the logic gate based on the desired performance for the logic gate.
Claim 13
Dependent Claim
41 words
The method of claim 9, wherein for the determining step, the drive load range for each gate in the one set of gates overlaps a drive load range for each gate in another set of the plurality of sets of gates.
Claim 14
Dependent Claim
20 words
The method of claim 9, wherein each gate in the one set of gates has a different switching time delay.
Claim 15
Dependent Claim
68 words
The method of claim 11, wherein the selecting step (c) includes the steps of: (i) selecting one of the gates from the one set of gates, and (ii) replacing the one gate selected in the selecting step (c)(i) with another gate from the one set of gates based on the desired performance for the logic gate, the another gate is physically larger in size than the one gate.
Claim 16
Dependent Claim
21 words
The method of claim 9, wherein the group of gates for the cell library include one of BiNMOS and CMOS gates.
Claim 17
Independent Claim
123 words
A system to design a circuit comprising: (a) memory which contains a cell library having a plurality of gates and a lookup table that identifies the plurality, of gates in the cell library, the look-up table further contains a minimum drive load and a maximum drive load for each of the plurality of gates; (b) first circuitry that determines a drive load and a desired performance for a logic gate to be implemented within the circuit; (c) second circuitry that determines from the look-up table of the cell library a group of gates restricted to a drive load range encompassing the drive load; and (d) third circuitry that selects one gate from the group of gates to be used as the logic gate.
Claim 18
Independent Claim
123 words
A system to design a circuit comprising: (a) memory which contains a cell library having a plurality of gates and a lookup table that identifies the plurality, of gates in the cell library, the look-up table further contains a minimum drive load and a maximum drive load for each of the plurality of gates; (b) first circuitry that determines a drive load and a desired performance for a logic gate to be implemented within the circuit; (c) second circuitry that determines from the look-up table of the cell library a group of gates restricted to a drive load range encompassing the drive load; and (d) third circuitry that selects one gate from the group of gates to be used as the logic gate.
Claim 19
Dependent Claim
17 words
The system of claim 14, wherein the group of gates from the cell library include BiNMOS gates.
Claim 20
Dependent Claim
17 words
The system of claim 14, wherein the group of gates from the cell library include CMOS gates.
Claim 21
Independent Claim
100 words
A system to design a circuit comprising: (a) memory which contains a cell library having a plurality of gates; (b) first circuitry that determines a drive load and a desired performance for a logic gate to be implemented within the circuit; (c) second circuitry that determines from the cell library a group of gates restricted to a drive load range encompassing the drive load, said drive load range being defined by a minimum drive load and a maximum drive load; and (d) third circuitry that selects one gate from the group of gates to be used as the logic gate.
Claim 22
Independent Claim
100 words
A system to design a circuit comprising: (a) memory which contains a cell library having a plurality of gates; (b) first circuitry that determines a drive load and a desired performance for a logic gate to be implemented within the circuit; (c) second circuitry that determines from the cell library a group of gates restricted to a drive load range encompassing the drive load, said drive load range being defined by a minimum drive load and a maximum drive load; and (d) third circuitry that selects one gate from the group of gates to be used as the logic gate.
Claim 23
Dependent Claim
23 words
The method according to claim 17, wherein the third circuitry selects said one gate based on the desired performance for the logic gate.
Claim 24
Independent Claim
155 words
A system to design a circuit comprising: (a) memory which contains a cell library having a plurality of sets of gates, each gate in one set of gates of the plurality of sets of gates having a drive load range that encompasses the drive load and is approximately the same as the drive load range for any other gate in the one set of gates; (b) first circuitry that determines a drive load and a desired performance for a logic gate to be implemented within the circuit; (c) second circuitry that determines from the cell library a group of gates restricted to a drive load range encompassing the drive load, said drive load range being defined by a minimum drive load and a maximum drive load; and (d) third circuitry that selects one gate from the group of gates to be used as the logic gate based on the desired performance for the logic gate.
Claim 25
Independent Claim
155 words
A system to design a circuit comprising: (a) memory which contains a cell library having a plurality of sets of gates, each gate in one set of gates of the plurality of sets of gates having a drive load range that encompasses the drive load and is approximately the same as the drive load range for any other gate in the one set of gates; (b) first circuitry that determines a drive load and a desired performance for a logic gate to be implemented within the circuit; (c) second circuitry that determines from the cell library a group of gates restricted to a drive load range encompassing the drive load, said drive load range being defined by a minimum drive load and a maximum drive load; and (d) third circuitry that selects one gate from the group of gates to be used as the logic gate based on the desired performance for the logic gate.
Claim 26
Dependent Claim
37 words
The system of claim 19, wherein the drive load range for each gate in the one set of gates overlaps a drive load range for each gate in another set of the plurality of sets of gates.
Claim 27
Dependent Claim
20 words
The system of claim 19, wherein each gate in the one set of gates has a different switching time delay.
Claim 28
Independent Claim
130 words
A system to design a circuit comprising: (a) first means for storing a cell library having a plurality of gates and a look-up table that identifies the plurality of gates in the cell library and that contains a minimum drive load and a maximum drive load for each of the plurality of gates; (b) second means for determining a drive load and a desired performance for a logic gate to be implemented within the circuit; (c) third means for determining from the look-up table of the cell library a group of gates restricted to a drive load range encompassing the drive load; and (d) fourth means for selecting one gate from the group of gates to used as the logic gate based on the desired performance for the logic gate.
Claim 29
Independent Claim
130 words
A system to design a circuit comprising: (a) first means for storing a cell library having a plurality of gates and a look-up table that identifies the plurality of gates in the cell library and that contains a minimum drive load and a maximum drive load for each of the plurality of gates; (b) second means for determining a drive load and a desired performance for a logic gate to be implemented within the circuit; (c) third means for determining from the look-up table of the cell library a group of gates restricted to a drive load range encompassing the drive load; and (d) fourth means for selecting one gate from the group of gates to used as the logic gate based on the desired performance for the logic gate.
Claim 30
Dependent Claim
17 words
The system of claim 22, wherein the group of gates from the cell library include BiNMOS gates.
Claim 31
Dependent Claim
17 words
The system of claim 22, wherein the group of gates from the cell library include CMOS gates.
Claim 32
Independent Claim
111 words
A system to design a circuit comprising: system (a) first means for storing a cell library having a plurality of gates; (b) second means for determining a drive load and a desired performance for a logic gate to be implemented within the circuit; (c) third means for determining from the cell library a group of gates restricted to a drive load range encompassing the drive load, said drive load range being defined by a minimum drive load and a maximum drive load; and (d) fourth means for selecting one gate from the group of gates to be used as the logic gate based on the desired performance for the logic gate.
Claim 33
Independent Claim
111 words
A system to design a circuit comprising: system (a) first means for storing a cell library having a plurality of gates; (b) second means for determining a drive load and a desired performance for a logic gate to be implemented within the circuit; (c) third means for determining from the cell library a group of gates restricted to a drive load range encompassing the drive load, said drive load range being defined by a minimum drive load and a maximum drive load; and (d) fourth means for selecting one gate from the group of gates to be used as the logic gate based on the desired performance for the logic gate.
Claim 34
Dependent Claim
23 words
The method according to claim 25, wherein the fourth means selects said one gate based on the desired performance for the logic gate.
Claim 35
Independent Claim
145 words
A system to design a circuit comprising: (a) first means for storing a cell library having a plurality of sets of gates, each gate in one set of gates of the plurality of sets of gates having a drive load range that encompasses the drive load and is approximately the same as the drive load range for any other gate in the one set of gates; and (b) second means for determining a drive load and a desired performance for a logic gate to be implemented; (c) third means for determining from the cell library a group of gates restricted to a drive load range encompassing the drive load, said drive load range being defined by a minimum drive load and a maximum drive load; and (d) fourth means for selecting one gate from the group of gates to be used as the logic gate.
Claim 36
Independent Claim
145 words
A system to design a circuit comprising: (a) first means for storing a cell library having a plurality of sets of gates, each gate in one set of gates of the plurality of sets of gates having a drive load range that encompasses the drive load and is approximately the same as the drive load range for any other gate in the one set of gates; and (b) second means for determining a drive load and a desired performance for a logic gate to be implemented; (c) third means for determining from the cell library a group of gates restricted to a drive load range encompassing the drive load, said drive load range being defined by a minimum drive load and a maximum drive load; and (d) fourth means for selecting one gate from the group of gates to be used as the logic gate.
Claim 37
Dependent Claim
37 words
The system of claim 27, wherein the drive load range for each gate in the one set of gates overlaps a drive load range for each gate in another set of the plurality of sets of gates.
Claim 38
Dependent Claim
20 words
The system of claim 27, wherein each gate in the one set of gates has a different switching time delay.
Claim 39
Dependent Claim
114 words
A logic synthesis method having two-dimensional sizing progression for selecting a logic gate to be implemented within a circuit, comprising the steps of: (a) determining a switching time delay and a desired drive load for the logic gate; (b) determining a group of gates, restricted to a switching time delay range encompassing the determined switching time delay, from a cell library by utilizing a look-up table that contains at least a minimum switching time delay and a maximum switching time delay corresponding to each gate of said group of gates; and (c) selecting one gate from the group of gates to be used as the logic gate based on satisfying the desired drive load.
Claim 40
Dependent Claim
114 words
A logic synthesis method having two-dimensional sizing progression for selecting a logic gate to be implemented within a circuit, comprising the steps of: (a) determining a switching time delay and a desired drive load for the logic gate; (b) determining a group of gates, restricted to a switching time delay range encompassing the determined switching time delay, from a cell library by utilizing a look-up table that contains at least a minimum switching time delay and a maximum switching time delay corresponding to each gate of said group of gates; and (c) selecting one gate from the group of gates to be used as the logic gate based on satisfying the desired drive load.
References Cited (Backward Citations)
US4701860A
Cited
US5477467A
Cited
US5077676A
Cited
US5406497A
Cited
US5459673A
Cited
US5148065A
Cited
US5416718A
Cited
US5422317A
Cited
US5432707A
Cited
US5426591A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-05-26 | 2000-11-25 | 2001-05-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-05-26 | 2004-11-25 | 2005-05-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-05-26 | 2008-11-25 | 2009-05-27 | $7700.00 | Window Closed / Lapsed |