US5406497A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Methods of operating cell libraries and of realizing large scale integrated circuits using a programmed compiler including a cell library
Assignee: Philips Semiconductors Inc
•
Filing: 1990-09-05
•
Granted: 1995-04-11
•
Expires: 2010-09-05
Abstract
Abstract A method of operating a programmed synthesizer which provides from a specification of function defining a data processor a netlist constituting a technology mapping of the processor in terms of a selected technical realization includes storing in a data storage device a library comprising a multiplicity of sets of data each set of which defines a basic cell and operational parameters thereof, the method further comprising scaling said parameters and performing the realization of the processor employing the scaled parameters of selected cells. A suite of scaling factors is defined for the parameters of the cells in the library; and the selected processor is realized employing the selected cells parameters scaled according to said suite of scaling factors. The invention is useful when the operating conditions intended for the processor are different from those for which the parameters are specified.
Inventors
- 👤 Michel Altheimer
- 👤 Valery F. Gravoulet
- 👤 Paul M. Holt
- 👤 Frank T. Riherd
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 15:03
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/39; G06F2111/00; G06F2111/20
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
172 words
A method of operating a programmed data processor which computes, from an input specification of function defining a large scale integrated circuit, a netlist constituting a technology mapping of the said circuit in terms of a selected technical realization, said method including storing in a data storage device of said data processor a library comprising a multiplicity of sets of data each set of which defines a basic circuit cell and timing parameters thereof, the method further comprising scaling said timing parameters and computing said netlist employing the scaled timing parameters of selected cells, wherein the improvement comprises: (1) defining in said data processor a suite comprising a plurality of scale factors for the timing parameters of the cells in the library; (2) applying by means of said data processor the suite of scale factors to the respective timing parameters stored in said storage device; and (3) computing by means of the said processor the said netlist employing the selected cells having timing parameters scaled according to said suite of scaling factors.
Claim 2
Independent Claim
172 words
A method of operating a programmed data processor which computes, from an input specification of function defining a large scale integrated circuit, a netlist constituting a technology mapping of the said circuit in terms of a selected technical realization, said method including storing in a data storage device of said data processor a library comprising a multiplicity of sets of data each set of which defines a basic circuit cell and timing parameters thereof, the method further comprising scaling said timing parameters and computing said netlist employing the scaled timing parameters of selected cells, wherein the improvement comprises: (1) defining in said data processor a suite comprising a plurality of scale factors for the timing parameters of the cells in the library; (2) applying by means of said data processor the suite of scale factors to the respective timing parameters stored in said storage device; and (3) computing by means of the said processor the said netlist employing the selected cells having timing parameters scaled according to said suite of scaling factors.
Claim 3
Dependent Claim
17 words
A method according to claim 1 wherein the scale factors vary according to a classification of parameter.
Claim 4
Dependent Claim
24 words
A method according to claim 2 in which the timing parameters are classified in groups comprising (i) propagation delays; and (ii) storage timing parameters.
Claim 5
Dependent Claim
17 words
A method according to claim 3 in which the groups include a group of tristate operating parameters.
Claim 6
Dependent Claim
17 words
A method according to claim 1 wherein the scale factors vary according to a classification of cell.
Claim 7
Dependent Claim
41 words
A method according to claim 5 wherein the cells are classified in groups comprising (i) gates having a single layer of logic; (ii) gates having a plurality of layers of logic; (iii) complex functions without memory; and (iv) functions including memory.
Claim 8
Dependent Claim
21 words
A method according to claim 6 wherein groups (ii) and (iii) effectively constitute a single group saring a common scale factor.
Claim 9
Dependent Claim
15 words
A method according to claim 6 wherein the groups include a group of tristate devices.
Claim 10
Dependent Claim
46 words
A method according to claim 1 in which the suite of scale factors comprises a first scale factor and a second scale factor and further comprising: scaling a delay parameter of a cell according as it is less than or greater than a selected threshold value.
Claim 11
Independent Claim
156 words
A method of operating a programmed data processor which computes from an input specification of function defining a large scaled integrated circuit a netlist constituting a technology mapping of the said integrated circuit in terms of a selected technical realization, said method including storing in a data storage device of said processor a library comprising a multiplicity of sets of data each set of which defines a basic circuit cell and: timing timing parameters thereof, the method further comprising scaling said parameters and computing in said data processor said netlist employing the scaled timing parameters of selected cells, wherein the improvement comprises: (1) defining a transition between a first range of small delay parameters and a second range of large delay parameters; and (2) applying by means of said data processor to the parameters a different scaling factor according as each timing parameter is within the said first range or within the said second range respectively.
Claim 12
Independent Claim
156 words
A method of operating a programmed data processor which computes from an input specification of function defining a large scaled integrated circuit a netlist constituting a technology mapping of the said integrated circuit in terms of a selected technical realization, said method including storing in a data storage device of said processor a library comprising a multiplicity of sets of data each set of which defines a basic circuit cell and: timing timing parameters thereof, the method further comprising scaling said parameters and computing in said data processor said netlist employing the scaled timing parameters of selected cells, wherein the improvement comprises: (1) defining a transition between a first range of small delay parameters and a second range of large delay parameters; and (2) applying by means of said data processor to the parameters a different scaling factor according as each timing parameter is within the said first range or within the said second range respectively.
Claim 13
Independent Claim
181 words
A method of operating a programmed data processor which computes from a specification of function defining a large scale integrated circuit a netlist constituting a technology mapping of the said integrated circuit in terms of a selected technical realization, said method including storing in a data storage device of said data processor a library comprising a multiplicity of sets of data each set of which defines a basic circuit cell and timing parameters thereof, the parameters comprising storage timing parameters in respect of cells having a storage function, the storage timing parameters each consisting of a respective determined delay time and a respective safety margin, the method further comprising computing in said data processor new scaled values for said storage timing parameters and computing said netlist employing the new scaled values for said storage timing parameters of selected cells, wherein the said step of computing said new scaled values comprises: changing each storage timing parameter into a new storage timing parameter consisting of (i) a multiplied form of the said respective determined delay time and (ii) the said respective safety margin.
Claim 14
Independent Claim
181 words
A method of operating a programmed data processor which computes from a specification of function defining a large scale integrated circuit a netlist constituting a technology mapping of the said integrated circuit in terms of a selected technical realization, said method including storing in a data storage device of said data processor a library comprising a multiplicity of sets of data each set of which defines a basic circuit cell and timing parameters thereof, the parameters comprising storage timing parameters in respect of cells having a storage function, the storage timing parameters each consisting of a respective determined delay time and a respective safety margin, the method further comprising computing in said data processor new scaled values for said storage timing parameters and computing said netlist employing the new scaled values for said storage timing parameters of selected cells, wherein the said step of computing said new scaled values comprises: changing each storage timing parameter into a new storage timing parameter consisting of (i) a multiplied form of the said respective determined delay time and (ii) the said respective safety margin.
Claim 15
Independent Claim
92 words
A method of operating a cell library which stores data defining timing parameters for each of a multiplicity of cells representing basic circuit elements for a large scale integrated circuit, comprising the steps of: (i) applying by means of a programmed data processor a suite of a plurality of scale factors to said timing parameters whereby some of said timing parameters are scaled differently to other timing parameters; and (ii) computing in said data processor a netlist of a large scale integrated circuit employing selected timing parameters scaled according to step (i).
Claim 16
Independent Claim
92 words
A method of operating a cell library which stores data defining timing parameters for each of a multiplicity of cells representing basic circuit elements for a large scale integrated circuit, comprising the steps of: (i) applying by means of a programmed data processor a suite of a plurality of scale factors to said timing parameters whereby some of said timing parameters are scaled differently to other timing parameters; and (ii) computing in said data processor a netlist of a large scale integrated circuit employing selected timing parameters scaled according to step (i).
Claim 17
Dependent Claim
21 words
A method according to claim 12 wherein the scale factors are different according to the magnitude of the said timing parameters.
Claim 18
Dependent Claim
18 words
A method according to claim 12 wherein the scale factors are different according to the type of cell.
Claim 19
Dependent Claim
19 words
A method according to claim 12 wherein the parameters are classified into groups each having a respective scale factor.
Claim 20
Dependent Claim
18 words
A method according to claim 15 wherein the groups comprise propagation delays and fatal input timing relationships respectively.
References Cited (Backward Citations)
UST944001I4
Cited
US4263651A
Cited
US4703435A
Cited
US4922432A
Cited
US4924430A
Cited
US5005136A
Cited
US4967367A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-04-10 | 1998-10-10 | 1999-04-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-04-10 | 2002-10-10 | 2003-04-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-04-10 | 2006-10-10 | 2007-04-11 | $7700.00 | Window Closed / Lapsed |