Patent US5629232A successfully refreshed from Google Patents.
US5629232A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of fabricating semiconductor light emitting devices
Assignee: Whitaker LLC
•
Filing: 1994-11-14
•
Granted: 1997-05-13
•
Expires: 2014-11-14
Abstract
Abstract Light emitting devices are requiring greater switching speeds to achieve greater modulation bandwidths. The problems of intrinsic capacitance associated with conventional semiconductor heterojunction devices are reduced by the reduction of pn junction capacitance as well as the use of a semi-insulating blocking layer and a conductive substrate. Furthermore, a light absorbing layer is disposed on one side of an unetched portion of the semi-insulating material and an active layer disposed on opposite side. Also, the interface of the semi-insulating material and the active and absorbing layers are at prescribed angles that reduce back reflections to the absorbing and active layers. This arrangement reduces pumping in the absorbing region and thus reduces the lasing effect, allowing for a stable LED. The angle at the interface is determined by having the structure at a predetermined crystallographic direction and having the semi-insulating mesa etched to reveal a predetermined crystalline plane. Finally, in one embodiment of the invention, a channel is etched and filled with thermally conductive material to dissipate heat. This channel, in addition to the heat dissipation effected by the semi-insulating material enables a near linear light output versus current input characteristic for the device.
Inventors
- 👤 Ching-Long Jiang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 21:53
CPC Classifications
H; H10; H10H; H10H20/00; H10H20/80; H10H20/85; H10H20/858; H10H20/8581; H10H20/042; H10H20/81; H10H20/811; H10H20/822; H10H20/824
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
180 words
A process for fabricating a semiconductor light emitting device, comprising the steps of: (a) Depositing a substrate of InP; (b) Growing a layer of semi-insulating InP on said substrate; (c) Selectively masking said semi-insulating layer with an first etchant resistant mask; (d) Etching said semi-insulating layer and said substrate to reveal a grooves about an unetched portion of said semi-insulating layer and removing said first mask thereafter; (e) Depositing successive layers of a first InP cladding layer, InGaAsP active layer, a second InP cladding layer and a conductive cap layer; (f) Masking said cap layer selectively with a second etchant resistant mask; (g) Etching said cap layer, said second cladding layer, and said active layer to reveal a channel in a selected first region of said device and to remove a selected portions of said cap layer and said second cladding layer in a selected second region of said device and removing said second mask; and (h) Depositing a layer of thermally conducting material in said channel and on said cap layer in said selected first region of said device.
Claim 2
Dependent Claim
180 words
A process for fabricating a semiconductor light emitting device, comprising the steps of: (a) Depositing a substrate of InP; (b) Growing a layer of semi-insulating InP on said substrate; (c) Selectively masking said semi-insulating layer with an first etchant resistant mask; (d) Etching said semi-insulating layer and said substrate to reveal a grooves about an unetched portion of said semi-insulating layer and removing said first mask thereafter; (e) Depositing successive layers of a first InP cladding layer, InGaAsP active layer, a second InP cladding layer and a conductive cap layer; (f) Masking said cap layer selectively with a second etchant resistant mask; (g) Etching said cap layer, said second cladding layer, and said active layer to reveal a channel in a selected first region of said device and to remove a selected portions of said cap layer and said second cladding layer in a selected second region of said device and removing said second mask; and (h) Depositing a layer of thermally conducting material in said channel and on said cap layer in said selected first region of said device.
Claim 3
Dependent Claim
18 words
A process as recited in claim 1, wherein said substrate is n-doped, and said cap layer is p-doped.
Claim 4
Dependent Claim
17 words
A process as recited in claim 1, wherein said semi-insulating layer is doped with Fe or Co.
Claim 5
Dependent Claim
27 words
A process as recited in claim 1 wherein said semi-insulating layer and said substrate layer are monocrystalline materials and said etching reveals planes in preferred crystallographic orientations.
Claim 6
Dependent Claim
24 words
A process as recited in claim 1 wherein said semi-insulating layer is etched at an angle relative to said substrate and said active layer.
Claim 7
Dependent Claim
26 words
A process as recited in claim 4, wherein said substrate is a (100) crystal and said semi-insulating layer is etched to reveal the (111) crystalline plane.
Claim 8
Dependent Claim
148 words
A process for fabricating a semiconductor light emitting device, comprising the steps of: (a) Depositing a substrate of InP; (b) Growing a layer of semi-insulating InP on said substrate; (c) Selectively masking said semi-insulating layer with a first etchant resistant mask; (d) Etching said semi-insulating layer and said substrate to grooves about an unetched portion of said semi-insulating layer and removing said first mask thereafter; (e) Depositing successive layers of a first InP cladding layer, InGaAsP active layer, a second InP cladding layer and a conductive cap layer; (f) Masking said cap layer selectively with a second etchant resistant mask; and (g) Etching said to remove selected portions of said cap layer and said second cladding layer in a selected second region of said device leaving said cap, cladding layers, said substrate and said substrate in a selected first region of said device and removing said second mask.
Claim 9
Dependent Claim
148 words
A process for fabricating a semiconductor light emitting device, comprising the steps of: (a) Depositing a substrate of InP; (b) Growing a layer of semi-insulating InP on said substrate; (c) Selectively masking said semi-insulating layer with a first etchant resistant mask; (d) Etching said semi-insulating layer and said substrate to grooves about an unetched portion of said semi-insulating layer and removing said first mask thereafter; (e) Depositing successive layers of a first InP cladding layer, InGaAsP active layer, a second InP cladding layer and a conductive cap layer; (f) Masking said cap layer selectively with a second etchant resistant mask; and (g) Etching said to remove selected portions of said cap layer and said second cladding layer in a selected second region of said device leaving said cap, cladding layers, said substrate and said substrate in a selected first region of said device and removing said second mask.
Claim 10
Dependent Claim
21 words
A process as recited in claim 7, wherein said active layer in said second region acts as an optically absorbing layer.
Claim 11
Dependent Claim
17 words
A process as recited in claim 7, wherein said semi-insulating layer is doped with Fe or Co.
Claim 12
Dependent Claim
27 words
A process as recited in claim 7, wherein said semi-insulating layer and said substrate layer are monocrystalline materials and said etching reveals planes in preferred crystallographic orientations.
Claim 13
Dependent Claim
35 words
A process as recited in claim 7, wherein said semi-insulating layer is etched at an angle relative to said substrate and said active layer, said angle chosen to reduce back reflection to said active layer.
Claim 14
Dependent Claim
26 words
A process as recited in claim 10, wherein said substrate is a (100) crystal and said semi-insulating layer is etched to reveal the (111) crystalline plane.
References Cited (Backward Citations)
US4210923A
Cited
US4637122A
Cited
US4692926A
Cited
JPS60260183A
Cited
US4660208A
Cited
US4845724A
Cited
US5194399A
Cited
US5275968A
Cited
US5100833A
Cited
US5003358A
Cited
US5122844A
Cited
US5018159A
Cited
US5148439A
Cited
US5093696A
Cited
US5128276A
Cited
US5179567A
Cited
US5135877A
Cited
US5440147A
Cited
US5272106A
Cited
US5309467A
Cited
US5325385A
Cited
US5345464A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-05-12 | 2000-11-11 | 2001-05-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-05-12 | 2004-11-11 | 2005-05-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-05-12 | 2008-11-11 | 2009-05-13 | $7700.00 | Window Closed / Lapsed |