Patent US5592735A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5592735A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making a multi-chip module having an improved heat dissipation efficiency

Assignee: Fujitsu Ltd
•
Filing: 1996-04-26
•
Granted: 1997-01-14
•
Expires: 2016-04-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A multi-chip module includes a substrate, an interconnection pattern provided on the substrate, a plurality of semiconductor chips provided commonly upon the substrate in electrical connection with the interconnection pattern, a plurality of thermally conductive blocks each provided on corresponding one of the plurality of semiconductor chips in an intimate contact therewith, a resin package body that encapsulates the plurality of semiconductor chips and the plurality of thermally conductive blocks together with the substrate, such that the resin package body has an upper major surface substantially flush with the upper major surfaces of the plurality of thermally conductive blocks, and a heat sink mounted upon the upper major surface of the resin package body such that the heat sink establishes an intimate contact with respective upper major surfaces of the thermally conducting blocks.

Inventors

  • 👤 Takashi Ozawa
  • 👤 Haruo Sorimachi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 13:09
CPC Classifications
H; H10; H10W; H10W40/00; H10W40/70; H10W40/77; H10W40/778; H10W40/20; H10W40/22; H10W40/226; H10W40/228; H10W90/00; H10W72/00; H10W72/50; H10W72/551; H10W72/552; H10W72/851; H10W72/874; H10W72/877; H10W74/00; H10W90/701; H10W90/721; H10W90/724; H10W90/751; H10W90/754; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49147; Y10T29/49155

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 155 words
A method for fabricating a multi-chip module, comprising the steps of: mounting a plurality of semiconductor chips on a semiconductor substrate that carries thereon an interconnection pattern; bonding a plurality of thermally conductive blocks on an upper major surface of said semiconductor chips; forming a resin package body by covering said plurality of semiconductor chips on said substrate and said thermally conductive blocks on said semiconductor chips, by a molten resin; polishing an upper major surface of said resin package body to form a substantially flat upper major surface for said resin package body, such that said thermally conductive blocks are exposed at said substantially flat upper major surface, with respective upper major surfaces forming a substantially flush surface with said flat upper major surface of said resin package body; and mounting a heat sink such that said heat sink establishes an intimate contact with respective exposed upper major surfaces of said thermally conductive blocks.
Claim 2
Independent Claim 155 words
A method for fabricating a multi-chip module, comprising the steps of: mounting a plurality of semiconductor chips on a semiconductor substrate that carries thereon an interconnection pattern; bonding a plurality of thermally conductive blocks on an upper major surface of said semiconductor chips; forming a resin package body by covering said plurality of semiconductor chips on said substrate and said thermally conductive blocks on said semiconductor chips, by a molten resin; polishing an upper major surface of said resin package body to form a substantially flat upper major surface for said resin package body, such that said thermally conductive blocks are exposed at said substantially flat upper major surface, with respective upper major surfaces forming a substantially flush surface with said flat upper major surface of said resin package body; and mounting a heat sink such that said heat sink establishes an intimate contact with respective exposed upper major surfaces of said thermally conductive blocks.
Claim 3
Dependent Claim 47 words
A method as claimed in claim 1, wherein said step of forming the resin package body includes a step of molding said molten resin in a mold in a state such that said substrate, said semiconductor chips and said thermally conductive blocks are held in said mold.
Claim 4
Dependent Claim 37 words
A method as claimed in claim 1, wherein said step of forming the resin package body includes a step of potting conducted such that a molten resin is poured on said upper major surface of said substrate.

References Cited (Backward Citations)

US4729061A Cited
US5173844A Cited
US5032897A Cited
US5065280A Cited
JPH04168753A Cited
US5182853A Cited
US5291064A Cited
US5172213A Cited
JPH0582672A Cited
JPH0590318A Cited
US5339216A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-01-14 2000-07-15 2001-01-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-01-14 2004-07-15 2005-01-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-01-14 2008-07-15 2009-01-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag