Patent US5579510A successfully refreshed from Google Patents.
US5579510A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and structure for use in static timing verification of synchronous circuits
Assignee: Synopsys Inc
•
Filing: 1993-07-21
•
Granted: 1996-11-26
•
Expires: 2013-07-21
Abstract
Abstract A universal synchronization element is used in a static timing verification system to represent selected combinational primitive elements, synchronous primitive elements and external primitive elements in the user's synchronous digital circuit. Each of these digital circuit element in a user's digital circuit design is represented by a corresponding universal synchronization element having a propagation time characteristic equivalent to the digital circuit element and a stable time characteristic equivalent to the digital circuit element. The propagation and stable time characteristics are defined in relation to a clock signal for the digital circuit element in the user's circuit that the universal synchronization element represents. The universal synchronization element does not a fixed timing relationship between the signals on its input and output terminals. The adjustment of stable interval starting and end times and the propagation interval starting and end times is sufficient to represent the timing characteristics of circuit element with the universal synchronization element of this invention.
Inventors
- 👤 Albert R. Wang
- 👤 Richard Rudell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 19:10
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/33; G06F30/3308; G06F30/3312
Claims Analysis
Total Claims: 48
Claim 1
Independent Claim
144 words
In a computer based static timing verification system, a method comprising: defining for each synchronous primitive element in a synchronous digital circuit, a universal synchronization element having a signal propagation time interval and a signal stable time interval wherein said propagation time interval and said signal stable time interval are a propagation time interval and a signal stable time interval, respectively, of that synchronous primitive element wherein a set of universal synchronization elements is defined; and representing said synchronous digital circuit in said static timing verification system by representing each synchronous primitive element in said synchronous digital circuit with a corresponding universal synchronization element wherein said corresponding universal synchronization element has the signal propagation time interval and the signal stable time interval as that of the synchronous primitive element; and said corresponding universal synchronization element is selected from said set of universal synchronization elements.
Claim 2
Dependent Claim
144 words
In a computer based static timing verification system, a method comprising: defining for each synchronous primitive element in a synchronous digital circuit, a universal synchronization element having a signal propagation time interval and a signal stable time interval wherein said propagation time interval and said signal stable time interval are a propagation time interval and a signal stable time interval, respectively, of that synchronous primitive element wherein a set of universal synchronization elements is defined; and representing said synchronous digital circuit in said static timing verification system by representing each synchronous primitive element in said synchronous digital circuit with a corresponding universal synchronization element wherein said corresponding universal synchronization element has the signal propagation time interval and the signal stable time interval as that of the synchronous primitive element; and said corresponding universal synchronization element is selected from said set of universal synchronization elements.
Claim 3
Dependent Claim
32 words
In a computer based static timing verification system, the method as in claim 1 wherein each synchronous primitive element includes a data input terminal, a data output terminal and a clock terminal.
Claim 4
Dependent Claim
27 words
In a computer based static timing verification system, the method as in claim 1 wherein one synchronous primitive element in said synchronous digital circuit comprises a flip-flop.
Claim 5
Dependent Claim
22 words
In a computer based static timing verification system, the method as in claim 3 wherein said flip-flop comprises a positive edge-triggered flip-flop.
Claim 6
Dependent Claim
27 words
In a computer based static timing verification system, the method as in claim 3 wherein one synchronous primitive element in said synchronous digital circuit comprises a latch.
Claim 7
Dependent Claim
22 words
In a computer based static timing verification system, the method as in claim 5 wherein said latch comprises a positive level-sensitive latch.
Claim 8
Dependent Claim
144 words
In a computer based static timing verification system, the method as in claim 1 further comprising: defining for a combinational primitive element in said synchronous digital circuit, a universal synchronization element having a signal propagation time interval and a signal stable time interval; wherein said propagation time interval and said signal stable time interval are a propagation time interval and a signal stable time interval, respectively, of that selected combinational primitive element; said combinational primitive element is a combinational primitive element (i) which has a clock signal as an input signal and (ii) which affects timing performance of said synchronous digital circuit; and representing said combinational primitive element in said synchronous digital circuit in said static timing verification system with a universal synchronization element having a signal propagation time interval and a signal stable time interval that are characteristic of the combinational primitive element.
Claim 9
Dependent Claim
27 words
In a computer based static timing verification system, the method as in claim 7 wherein said combinational primitive element includes an input terminal and an output terminal.
Claim 10
Dependent Claim
22 words
In a computer based static timing verification system, the method as in claim 7 wherein said combinational primitive element comprises a gated-clock.
Claim 11
Dependent Claim
21 words
In a computer based static timing verification system, the method as in claim 9 wherein said gated-clock comprises an AND gated-clock.
Claim 12
Dependent Claim
21 words
In a computer based static timing verification system, the method as in claim 9 wherein said gated-clock comprises an OR gated-clock.
Claim 13
Dependent Claim
22 words
In a computer based static timing verification system, the method as in claim 7 wherein said combinational primitive element comprises a clocked-gate.
Claim 14
Dependent Claim
21 words
In a computer based static timing verification system, the method as in claim 12 wherein said clocked-gate comprises a clocked-AND gate.
Claim 15
Dependent Claim
21 words
In a computer based static timing verification system, the method as in claim 13 wherein said clocked-gate comprises a clocked-OR gate.
Claim 16
Dependent Claim
120 words
In a computer based static timing verification system, the method as in claim 1 further comprising: defining for each external primitive element in said synchronous digital circuit, a universal synchronization element having a signal propagation time interval and a signal stable time interval wherein said propagation time interval and said signal stable time interval are a propagation time interval and a signal stable time interval, respectively, of that external primitive element; and representing each external primitive element in said synchronous digital circuit with a corresponding universal synchronization element in said static timing verification system wherein said corresponding universal synchronization element has a signal propagation time interval and a signal stable time interval that are characteristic of the external primitive element.
Claim 17
Dependent Claim
28 words
In a computer based static timing verification system, the method as in claim 15 wherein one external primitive element in said synchronous digital circuit comprises an input port.
Claim 18
Dependent Claim
28 words
In a computer based static timing verification system, the method as in claim 15 wherein one external primitive element in said synchronous digital circuit comprises an output port.
Claim 19
Dependent Claim
144 words
In a computer based static timing verification system, a method for uniformly characterizing signal timing behavior of synchronous primitive elements, selected combinational primitive elements, and external primitive elements in a synchronous digital circuit comprising: using for each synchronous primitive element, each selected combinational primitive element, and each external primitive element in said synchronous digital circuit, a signal propagation start time and a signal propagation end time for characterizing a time interval during which that primitive element allows transfer of a signal; and using a signal stable start time and a signal stable end time for characterizing a time interval during which that primitive element requires a stable signal level wherein said signal propagation start and end times and said signal stable start and end times are used in said static timing verification system to uniformly characterize a signal timing behavior of that primitive element.
Claim 20
Dependent Claim
144 words
In a computer based static timing verification system, a method for uniformly characterizing signal timing behavior of synchronous primitive elements, selected combinational primitive elements, and external primitive elements in a synchronous digital circuit comprising: using for each synchronous primitive element, each selected combinational primitive element, and each external primitive element in said synchronous digital circuit, a signal propagation start time and a signal propagation end time for characterizing a time interval during which that primitive element allows transfer of a signal; and using a signal stable start time and a signal stable end time for characterizing a time interval during which that primitive element requires a stable signal level wherein said signal propagation start and end times and said signal stable start and end times are used in said static timing verification system to uniformly characterize a signal timing behavior of that primitive element.
Claim 21
Dependent Claim
33 words
In a computer based static timing verification system, the method of claim 18 further comprising: defining the signal propagation start and end times with respect to a clock signal for said primitive element.
Claim 22
Dependent Claim
35 words
In a computer based static timing verification system, the method of claim 19 further comprising the step: defining the signal stable start and end times with respect to a clock signal for said primitive element.
Claim 23
Dependent Claim
33 words
In a computer based static timing verification system, the method of claim 18 further comprising: defining the signal stable start and end times with respect to a clock signal for said primitive element.
Claim 24
Dependent Claim
32 words
In a computer based static timing verification system, the method as in claim 18 wherein each synchronous primitive element includes a data input terminal, a data output terminal and a clock terminal.
Claim 25
Dependent Claim
37 words
In a computer based static timing verification system, the method as in claim 18 wherein one synchronous primitive element in said synchronous digital circuit comprises a flip-flop having a hold time interval and a setup time interval.
Claim 26
Dependent Claim
36 words
In a computer based static timing verification system, the method as in claim 23 wherein said signal propagation start time and said signal propagation end time characterize a time interval equal to said hold interval time.
Claim 27
Dependent Claim
44 words
In a computer based static timing verification system, the method as in claim 23 wherein said signal stable start time and said signal stable end time characterize a time interval equal to the sum of said hold time interval and said setup time interval.
Claim 28
Dependent Claim
37 words
In a computer based static timing verification system, the method as in claim 18 wherein one synchronous primitive element in said synchronous digital circuit comprises a latch having a setup time interval and a hold time interval.
Claim 29
Dependent Claim
65 words
In a computer based static timing verification system, the method as in claim 26 wherein said signal propagation start time is defined by an edge of a clock signal going in a first direction and said signal propagation end time is defined by a subsequent edge of said clock signal going in a second direction wherein said second direction is opposite to said first direction.
Claim 30
Dependent Claim
43 words
In a computer based static timing verification system, the method as in claim 26 wherein said signal stable start time and said stable end time characterize a time interval equal to the sum of said hold time interval and said setup time interval.
Claim 31
Dependent Claim
59 words
In a computer based static timing verification system, the method as in claim 18 wherein one combinational primitive element in said synchronous digital circuit comprises a logic gate having a data signal on a first input terminal and a clock signal on a second input terminal latch and the output signal of said logic gate is a gated-clock signal.
Claim 32
Dependent Claim
41 words
In a computer based static timing verification system, the method as in claim 29 wherein said signal propagation time interval is not utilized and further wherein signal propagation delay through said logic gate is represented by a buffer signal propagation delay.
Claim 33
Dependent Claim
63 words
In a computer based static timing verification system, the method as in claim 29 wherein said signal stable start time is coincident with an edge of said clock signal going in a first direction and said stable end time is coincident with an edge of said clock signal going in a second direction wherein said first direction is opposite to said second direction.
Claim 34
Dependent Claim
41 words
In a computer based static timing verification system, the method as in claim 31 wherein said logic gate is an AND gate; said first direction is said clock signal going high; and said second direction is said clock signal going low.
Claim 35
Dependent Claim
41 words
In a computer based static timing verification system, the method as in claim 32 wherein said logic gate is an OR gate; said first direction is said clock signal going low; and said second direction is said clock signal going high.
Claim 36
Dependent Claim
59 words
In a computer based static timing verification system, the method as in claim 18 wherein one combinational primitive element in said synchronous digital circuit comprises a logic gate having a data signal on a first input terminal and a clock signal on a second input terminal latch and the output signal of said logic gate is a clocked-data signal.
Claim 37
Dependent Claim
64 words
In a computer based static timing verification system, the method as in claim 34 wherein said signal propagation start time is coincident with an edge of said clock signal going in a first direction and said signal propagation end time is coincident with an edge of said clock signal going in a second direction wherein said first direction is opposite to said second direction.
Claim 38
Dependent Claim
41 words
In a computer based static timing verification system, the method as in claim 35 wherein said logic gate is an AND gate; said first direction is said clock signal going high; and said second direction is said clock signal going low.
Claim 39
Dependent Claim
41 words
In a computer based static timing verification system, the method as in claim 36 wherein said logic gate is an OR gate; said first direction is said clock signal going low; and said second direction is said clock signal going high.
Claim 40
Dependent Claim
28 words
In a computer based static timing verification system, the method as in claim 34 wherein said signal stable start and end times are a single instance in time.
Claim 41
Dependent Claim
51 words
In a computer based static timing verification system, the method as in claim 18 wherein one external primitive element in said synchronous digital circuit comprises an input port wherein said input port supplied an input signal that is valid during a first time interval and invalid during a second time interval.
Claim 42
Dependent Claim
28 words
In a computer based static timing verification system, the method as in claim 39 wherein said signal propagation time interval is set equal to the second time interval.
Claim 43
Dependent Claim
27 words
In a computer based static timing verification system, the method as in claim 39 wherein said stable time interval is set equal to the first time interval.
Claim 44
Dependent Claim
51 words
In a computer based static timing verification system, the method as in claim 18 wherein one external primitive element in said synchronous digital circuit comprises an output wherein said output port is supplied an output signal that is valid during a first time interval and invalid during a second time interval.
Claim 45
Dependent Claim
28 words
In a computer based static timing verification system, the method as in claim 42 wherein said signal propagation time interval is set equal to the second time interval.
Claim 46
Dependent Claim
28 words
In a computer based static timing verification system, the method as in claim 42 wherein said signal stable time interval is set equal to the first time interval.
Claim 47
Dependent Claim
76 words
In a computer based static timing verification system, a method for uniformly characterizing the timing behavior of synchronous elements comprising: representing each of said synchronous elements with an element having signal propagation start and end times equivalent to that synchronous element; and representing signal stable start and end times of a synchronous element with equivalent signal stable start and end times in said element having signal propagation start and end times equivalent to said synchronous element.
Claim 48
Dependent Claim
76 words
In a computer based static timing verification system, a method for uniformly characterizing the timing behavior of synchronous elements comprising: representing each of said synchronous elements with an element having signal propagation start and end times equivalent to that synchronous element; and representing signal stable start and end times of a synchronous element with equivalent signal stable start and end times in said element having signal propagation start and end times equivalent to said synchronous element.
References Cited (Backward Citations)
US5095454A
Cited
US5210700A
Cited
US5218551A
Cited
US5191541A
Cited
US5406497A
Cited
US5168455A
Cited
US5278769A
Cited
US5381524A
Cited
US5381524B1
Cited
US5381524B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-11-26 | 2000-05-27 | 2000-11-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-11-26 | 2004-05-27 | 2004-11-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-11-26 | 2008-05-27 | 2008-11-26 | $7700.00 | Window Closed / Lapsed |