Patent US6002760A successfully refreshed from Google Patents.
Patent US1330738A successfully refreshed from Google Patents.
Patent US5553048A successfully refreshed from Google Patents.
US5553048A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory control device and reproducing and/or recording apparatus
Assignee: Sony Corp
•
Filing: 1994-04-20
•
Granted: 1996-09-03
•
Expires: 2014-04-20
Abstract
Abstract In a memory control device for controlling the write-in/read-out operation for a memory of a recording/reproducing apparatus, a sector data storing and an additive area are set in each sector-based data storing area in the memory. A prescribed data is stored in the additive area associated with the sector-based data stored in the sector data storing area. The access addresses for the additive area are generated on the bits of the sector count value when the sector data write-in or read-out is carried out in the memory. The access addresses are calculated by the memory control device.
Inventors
- 👤 Yasuaki Maeda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 16:06
CPC Classifications
G; G11; G11B; G11B27/00; G11B27/10; G11B27/11; G11B11/00; G11B11/10; G11B11/105; G11B11/10595; G11B20/00; G11B20/00086; G11B20/10; G11B20/10527; G11B27/02; G11B27/031; G11B27/034; G11B27/19; G11B27/28; G11B27/30; G11B27/3027; G11B27/32; G11B27/327; G11B27/329; G11B20/00007; G11B2020/10537; G11B2020/10592; G11B2220/00; G11B2220/20; G11B2220/25; G11B2220/2525; G11B2220/2529; G11B2220/60; G11B2220/65
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
343 words
A memory control device for use in a recording and/or reproducing apparatus having memory means for storing data, including additive data, on a sector basis which is to be transmitted to or from a recording medium, the memory control device comprising: a means for receiving and transmitting a sector sync signal and a byte count signal; first write-in counting means for counting a sector number on the basis of the sector sync signal to be used in obtaining an address for a data write-in operation into the memory means; first read-out counting means for counting a sector number on the basis of the sector sync signal to be used for obtaining an address for a data read-out operation from the memory means; first selecting means for selecting a count value Ns from among the sector numbers received from the first write-in counting means and the first read-out counting means; calculating means for calculating a sector address in accordance with said count value Ns according to a predetermined calculation; second write-in counting means for counting a byte value on the basis of the sector sync signal and the byte count signal to be used for obtaining a byte address for a data write-in operation into the memory memos; second read-out counting means for counting a byte value on the basis of the sector sync signal and the byte count signal to be used in obtaining a byte address for a data read-out operation from the memory means; offset byte generating means for generating a byte value which has an offset corresponding to the byte address of the additive data within a data sector; second selecting means for selecting one of byte values from among byte values received from the second write-in counting means, second read-out counting means, and offset byte generating means; and an address generating/outputting means for adding the sector address output from the calculating means with the selected byte value output from the second selecting means to calculate an access address, and for outputting the calculated access address to the memory means.
Claim 2
Dependent Claim
343 words
A memory control device for use in a recording and/or reproducing apparatus having memory means for storing data, including additive data, on a sector basis which is to be transmitted to or from a recording medium, the memory control device comprising: a means for receiving and transmitting a sector sync signal and a byte count signal; first write-in counting means for counting a sector number on the basis of the sector sync signal to be used in obtaining an address for a data write-in operation into the memory means; first read-out counting means for counting a sector number on the basis of the sector sync signal to be used for obtaining an address for a data read-out operation from the memory means; first selecting means for selecting a count value Ns from among the sector numbers received from the first write-in counting means and the first read-out counting means; calculating means for calculating a sector address in accordance with said count value Ns according to a predetermined calculation; second write-in counting means for counting a byte value on the basis of the sector sync signal and the byte count signal to be used for obtaining a byte address for a data write-in operation into the memory memos; second read-out counting means for counting a byte value on the basis of the sector sync signal and the byte count signal to be used in obtaining a byte address for a data read-out operation from the memory means; offset byte generating means for generating a byte value which has an offset corresponding to the byte address of the additive data within a data sector; second selecting means for selecting one of byte values from among byte values received from the second write-in counting means, second read-out counting means, and offset byte generating means; and an address generating/outputting means for adding the sector address output from the calculating means with the selected byte value output from the second selecting means to calculate an access address, and for outputting the calculated access address to the memory means.
Claim 3
Dependent Claim
27 words
The memory control device according to claim 1, wherein the additive data is associated with a sector and is based on the other data of that sector.
Claim 4
Dependent Claim
37 words
The memory control device according to claim 1, wherein said additional data comprises one of the following: track number, track change information, identification code of stereo/monaural, emphasis information, information of inhibit/permit copy-write, error information, and running time.
Claim 5
Dependent Claim
28 words
The memory control device according to claim 1, wherein the predetermined calculation of the sector address, as expressed in hexidecimal notation, conducted in the calculating means is Ns×940h+0Ch.
Claim 6
Dependent Claim
42 words
The memory control device according to claim 1 further comprising: first addition/subtraction means for incrementing and decrementing the count value of the first read-out counting means; second addition/subtraction means for incrementing and decrementing the count value of the first write-in counting means.
Claim 7
Dependent Claim
43 words
The memory control device according to claim 5, wherein the first selecting means selects the count value Ns from among sector numbers received from the first write-in counting means, the first read-out counting means, the first addition/subtraction means, and the second addition/subtraction means.
Claim 8
Dependent Claim
29 words
The memory control device according to claim 6, wherein sector number which is counted in the said first write-in counting means changes in accordance with a received mode signal.
Claim 9
Dependent Claim
62 words
The memory control device according to claim 7, wherein the mode signal indicates one of three possible modes: a round mode in which sector number does not change with the sync signal; a advance mode in which the sector number increases with the sync signal; and a re-try mode in which the sector number is decreased to correspond to a previous sector.
Claim 10
Dependent Claim
55 words
The memory control device according to claim 8, wherein during the write-in operation of an area in the advance mode or the round mode, the additive data is written to an address in the memory means given by the hexidecimal notation expression: (WSC-1)×940h+0Ch+930h wherein WSC is the sector number of the first write-in counting means.
Claim 11
Dependent Claim
55 words
The memory control device according to claim 8, wherein during the write-in operation of an area in the advance mode or the round mode, the additive data is written to an address in the memory means given by the hexidecimal notation expression: WSC×940h+0Ch+930h wherein WSC is the sector number of the first write-in counting means.
Claim 12
Dependent Claim
53 words
The memory control device according to claim 8, wherein during the write-in operation of an area in the advance mode or the round mode, the additive data is written to an address in the memory means given by the expression: (WSC+1)×940h+0Ch+930h wherein WSC is the sector number of the first write-in counting means.
Claim 13
Dependent Claim
40 words
The memory control device according to claim 4, where the additive data is read from an address in the memory means given by the hexidecimal notation expression: (RSC+1)×940h+0Ch+930h wherein RSC is the sector number of the first read-out counting means.
Claim 14
Dependent Claim
41 words
The memory control device according to claim 4, wherein the additive data is read out from an address in the memory means given by the hexidecimal notation expression: RSC×940h+0Ch+930h wherein RSC is the sector number of the first read-out counting means.
Claim 15
Dependent Claim
42 words
The memory control device according to claim 4, wherein the additive data is read out from an address in the memory means given by the following hexidecimal notation expression: (RSC-1)×940h+0Ch+930h wherein RSC is the sector number of the first read-out counting means.
References Cited (Backward Citations)
US4692859A
Cited
EP0275972A1
Cited
EP0281415A2
Cited
US5123088A
Cited
US5111444A
Cited
US5253337A
Cited
EP0378449A2
Cited
EP0399853A2
Cited
US5325347A
Cited
EP0448378A2
Cited
US5434991A
Cited
US5218450A
Cited
EP0465053A2
Cited
EP0472343A1
Cited
EP0506471A1
Cited
US5295124A
Cited
JPH0589602A
Cited
EP0540164A1
Cited
JPH0589643A
Cited
EP0535832A1
Cited
EP0543446A1
Cited
EP0586189A2
Cited
EP0596417A2
Cited
EP0621596A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-09-03 | 2000-03-04 | 2000-09-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-09-03 | 2004-03-04 | 2004-09-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-09-03 | 2008-03-04 | 2008-09-03 | $7700.00 | Window Closed / Lapsed |