Patent US5535368A successfully refreshed from Google Patents.
US5535368A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Automatically-configuring memory subsystem
Assignee: International Business Machines Corp
•
Filing: 1995-01-30
•
Granted: 1996-07-09
•
Expires: 2015-01-30
Abstract
Abstract A self-configuring memory subsystem for a computer system allows the insertion of memory modules into any of the available expansion sockets without the need for setting switches or inserting the modules in a predefined or restricted sequence and without the requirement of additional logic circuitry or microcode in the computer. Each of the memory modules utilized with the subsystem has a number of size identification bits, each bit being connected to a known value, such as ground or left floating. The size bits are detected by logic circuitry embodied in a programmable logic device (PLD) so that the total memory space may be properly mapped. The PLD is programmed so that it uses the identification bits to "map" the installed memory modules into the logical memory address space as accessed by the memory controller so that each memory location of the memory modules has an allocated memory location without addressing ambiguities.
Inventors
- 👤 Wen-Jei Ho
- 👤 Michael J. Stember
- 👤 Steven L. Vanderlinden
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 12:33
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/06; G06F12/0646; G06F12/0684; G06F12/0653
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
178 words
A configurable memory subsystem for use with a computer system having a central processing unit with a memory address output, said configurable memory subsystem comprising: a plurality of memory devices, each memory device having a size output indicative of its respective memory size; means for receiving one or more of said memory devices, said memory devices being insertable and removable from said receiving means without intervening said central processing unit; a programmable logic device (PLD) having inputs for receiving said size outputs, having an input for receiving said memory address output, having means for determining the acceptable range of memory address outputs, providing output indicative as to whether said memory address output is valid, and providing an enabling output for selectively enabling one of said memory devices, said enabling output being based upon said memory address output and upon said size outputs from said memory devices, whereby one of said memory devices may be inserted into said receiving means or may be removed from said receiving means without indicating such insertion or removal to said central processing unit.
Claim 2
Dependent Claim
178 words
A configurable memory subsystem for use with a computer system having a central processing unit with a memory address output, said configurable memory subsystem comprising: a plurality of memory devices, each memory device having a size output indicative of its respective memory size; means for receiving one or more of said memory devices, said memory devices being insertable and removable from said receiving means without intervening said central processing unit; a programmable logic device (PLD) having inputs for receiving said size outputs, having an input for receiving said memory address output, having means for determining the acceptable range of memory address outputs, providing output indicative as to whether said memory address output is valid, and providing an enabling output for selectively enabling one of said memory devices, said enabling output being based upon said memory address output and upon said size outputs from said memory devices, whereby one of said memory devices may be inserted into said receiving means or may be removed from said receiving means without indicating such insertion or removal to said central processing unit.
Claim 3
Dependent Claim
35 words
The configurable memory subsystem as defined in claim 1 wherein said memory devices are dynamic random access memories, each memory location of said dynamic random access memories having a row address and a column address.
Claim 4
Dependent Claim
63 words
The configurable memory configurable memory subsystem as defined in claim 2 wherein said memory address output comprises a row address and a column address and said subsystem further comprises a multiplexer connected to said dynamic random access memories for receiving said row address and said column address and for multiplexing said row address and said column address to said dynamic random access memories.
Claim 5
Dependent Claim
175 words
A configurable memory subsystem for use with a computer system having a central processing unit with a memory address output, said computer system having means for receiving a plurality of memory devices, said memory devices being insertable and removable from said receiving means without intervening said central processing unit, each memory device having a size output indicative of its respective memory size, said configurable memory subsystem comprising a programmable logic device (PLD) having inputs for receiving said size outputs, having an input for receiving said memory address output, having means for determining the acceptable range of memory address outputs, providing output indicative as to whether said memory address output is valid, and providing an enabling output for selectively enabling one of said memory devices, said enabling output being based upon said memory address output and upon said size outputs from said memory devices, whereby one of said memory devices may be inserted into said receiving means or may be removed from said receiving means without indicating such insertion or removal to said central processing unit.
Claim 6
Dependent Claim
175 words
A configurable memory subsystem for use with a computer system having a central processing unit with a memory address output, said computer system having means for receiving a plurality of memory devices, said memory devices being insertable and removable from said receiving means without intervening said central processing unit, each memory device having a size output indicative of its respective memory size, said configurable memory subsystem comprising a programmable logic device (PLD) having inputs for receiving said size outputs, having an input for receiving said memory address output, having means for determining the acceptable range of memory address outputs, providing output indicative as to whether said memory address output is valid, and providing an enabling output for selectively enabling one of said memory devices, said enabling output being based upon said memory address output and upon said size outputs from said memory devices, whereby one of said memory devices may be inserted into said receiving means or may be removed from said receiving means without indicating such insertion or removal to said central processing unit.
Claim 7
Dependent Claim
166 words
A computer system comprising: a central processing unit with a memory address output; a plurality of memory devices, each memory device having a size output indicative of its respective memory size; means for receiving one or more of said memory devices, said memory devices being insertable and removable from said receiving means without intervening said central processing unit; a programmable logic device (PLD) having inputs for receiving said size outputs, having an input for receiving said memory address output, having means for determining the acceptable range of memory address outputs, providing output indicative as to whether said memory address output is valid, and providing an enabling output for selectively enabling one of said memory devices, said enabling output being based upon said memory address output and upon said size outputs from said memory devices, whereby one of said memory devices may be inserted into said receiving means or may be removed from said receiving means without indicating such insertion or removal to said central processing unit.
Claim 8
Dependent Claim
166 words
A computer system comprising: a central processing unit with a memory address output; a plurality of memory devices, each memory device having a size output indicative of its respective memory size; means for receiving one or more of said memory devices, said memory devices being insertable and removable from said receiving means without intervening said central processing unit; a programmable logic device (PLD) having inputs for receiving said size outputs, having an input for receiving said memory address output, having means for determining the acceptable range of memory address outputs, providing output indicative as to whether said memory address output is valid, and providing an enabling output for selectively enabling one of said memory devices, said enabling output being based upon said memory address output and upon said size outputs from said memory devices, whereby one of said memory devices may be inserted into said receiving means or may be removed from said receiving means without indicating such insertion or removal to said central processing unit.
Claim 9
Dependent Claim
34 words
The computer system as defined in claim 5 wherein said memory devices are dynamic random access memories, each memory location of said dynamic random access memories having a row address and a column address.
Claim 10
Dependent Claim
60 words
The computer system as defined in claim 6 wherein said memory address output comprises a row address and a column address and said subsystem further comprises a multiplexer connected to said dynamic random access memories for receiving said row address and said column address and for multiplexing said row address and said column address to said dynamic random access memories.
Claim 11
Dependent Claim
181 words
A circuit card for use with a computer system comprising a central processing unit with a memory address output, said circuit card comprising a configurable memory having a plurality of memory devices, each memory device having a size output indicative of its respective memory size, means for receiving one or more of said memory devices, said memory devices being insertable and removable from said receiving means without intervening said central processing unit, and a programmable logic device (PLD) having inputs for receiving said size outputs, having an input for receiving said memory address output, having means for determining the acceptable range of memory address outputs, providing output indicative as to whether said memory address output is valid, and providing an enabling output for selectively enabling one of said memory devices, said enabling output being based upon said memory address output and upon said size outputs from said memory devices, whereby one of said memory devices may be inserted into said receiving means or may be removed from said receiving means without indicating such insertion or removal to said central processing unit.
Claim 12
Dependent Claim
181 words
A circuit card for use with a computer system comprising a central processing unit with a memory address output, said circuit card comprising a configurable memory having a plurality of memory devices, each memory device having a size output indicative of its respective memory size, means for receiving one or more of said memory devices, said memory devices being insertable and removable from said receiving means without intervening said central processing unit, and a programmable logic device (PLD) having inputs for receiving said size outputs, having an input for receiving said memory address output, having means for determining the acceptable range of memory address outputs, providing output indicative as to whether said memory address output is valid, and providing an enabling output for selectively enabling one of said memory devices, said enabling output being based upon said memory address output and upon said size outputs from said memory devices, whereby one of said memory devices may be inserted into said receiving means or may be removed from said receiving means without indicating such insertion or removal to said central processing unit.
References Cited (Backward Citations)
US4303993A
Cited
US4609996A
Cited
US4727475A
Cited
US4744025A
Cited
US4797850A
Cited
US4931923A
Cited
US4926314A
Cited
US4926322A
Cited
US4951248A
Cited
US5012408A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-07-09 | 2000-01-08 | 2000-07-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-07-09 | 2004-01-08 | 2004-07-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-07-09 | 2008-01-08 | 2008-07-09 | $7700.00 | Window Closed / Lapsed |