US5525837A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reliable metallization with barrier for semiconductors
Assignee: Bell Semiconductor LLC
•
Filing: 1995-06-05
•
Granted: 1996-06-11
•
Expires: 2015-06-05
Abstract
Abstract A method for manufacturing an ohmic contact on a semiconductor device, as disclosed herein, includes a first step of etching a via through a non-conductive layer formed over a partially fabricated version of the semiconductor device. This step exposes a region of a device element such as a source, gate electrode, etc. Next, an ohmic contact layer including tantalum and silicon is deposited over the partially fabricated device and in the vias by sputtering in an argon atmosphere. Thereafter, and in the same processing apparatus, a barrier layer including a tantalum silicon nitride is deposited over the ohmic contact layer. Then an aluminum alloy metallization layer is directly deposited on the partially fabricated device at a temperature of at least 650° C. At this deposition temperature, the metallization layer conformally fills the via, thereby producing a stable, uniform contact.
Inventors
- 👤 Ratan K. Choudhury
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 03:36
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/032; H10W20/033; H10W20/035; H10D; H10D62/00; H10D62/80; H10D62/83; H10D64/00; H10D64/60; H10D64/62; H10W20/40; H10W20/41; H10W20/425
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
155 words
An semiconductor device comprising: a substrate having at least one device element; a non-conductive layer at least partially covering said device element; a via extending through said non-conductive layer to said device element thereby providing an exposed region of said device element; an ohmic contact layer including tantalum and silicon, said ohmic contact layer formed over at least a first portion of said non-conductive layer and said via, said ohmic contact layer being in electrical contact with said exposed region; a barrier layer including an amorphous tantalum silicon nitride, said barrier layer formed over at least a second portion of said non-conductive layer and said via, said barrier layer directly contacting said ohmic contact layer, and being in electrical contact with said exposed region; and a metallization layer overlying said semiconductor device and in electrical contact with said exposed region, wherein said barrier layer substantially prevents diffusion between said device element and said metallization layer.
Claim 2
Dependent Claim
155 words
An semiconductor device comprising: a substrate having at least one device element; a non-conductive layer at least partially covering said device element; a via extending through said non-conductive layer to said device element thereby providing an exposed region of said device element; an ohmic contact layer including tantalum and silicon, said ohmic contact layer formed over at least a first portion of said non-conductive layer and said via, said ohmic contact layer being in electrical contact with said exposed region; a barrier layer including an amorphous tantalum silicon nitride, said barrier layer formed over at least a second portion of said non-conductive layer and said via, said barrier layer directly contacting said ohmic contact layer, and being in electrical contact with said exposed region; and a metallization layer overlying said semiconductor device and in electrical contact with said exposed region, wherein said barrier layer substantially prevents diffusion between said device element and said metallization layer.
Claim 3
Dependent Claim
19 words
A semiconductor device as recited in claim 1 wherein said metallization layer includes aluminum or an aluminum containing alloy.
Claim 4
Dependent Claim
18 words
A semiconductor device as recited in claim 1 further comprising an anti-reflective layer formed over said metallization layer.
Claim 5
Dependent Claim
19 words
A semiconductor device as recited in claim 1 wherein said ohmic contact layer is between about 500-800 Å thick.
Claim 6
Dependent Claim
26 words
A semiconductor device as recited in claim 1 wherein the ohmic contact layer is prepared by reactive sputtering of a tantalum-silicon target in an Ar plasma.
Claim 7
Dependent Claim
18 words
A semiconductor device as recited in claim 1 wherein said barrier layer is between about 500-800 Å thick.
Claim 8
Dependent Claim
27 words
A semiconductor device as recited in claim 1 wherein said barrier layer is prepared by reactive sputtering of a tantalum-silicon target in an N 2 /Ar plasma.
Claim 9
Dependent Claim
17 words
A semiconductor device as recited in claim 2 wherein said metallization layer has a planar upper surface.
Claim 10
Dependent Claim
16 words
A semiconductor device as recited in claim 3 wherein said anti-reflective layer includes tantalum silicon nitride.
Claim 11
Dependent Claim
36 words
A semiconductor device as recited in claim 3 wherein said ohmic contact layer, said barrier layer, said metallization layer, and said anti-reflective layer are generated in a single metal deposition system employing the same processing equipment.
Claim 12
Dependent Claim
37 words
A semiconductor device as recited in claim 1 wherein said semiconductor device is a metal-oxide-semiconductor (MOS) device and said device element is selected from the group consisting of a source, a drain, a well and a gate.
Claim 13
Dependent Claim
21 words
A semiconductor device as recited in claim 1 wherein said non-conductive layer includes a low temperature oxide borophosphorous silicate glass (LTO/BPSG).
References Cited (Backward Citations)
US4888297A
Cited
US4912543A
Cited
US4502209A
Cited
US4640004A
Cited
US4804636A
Cited
US5278099A
Cited
EP0269211A2
Cited
US4782380A
Cited
US4981550A
Cited
US4926237A
Cited
US5312772A
Cited
US5231055A
Cited
US5066615A
Cited
EP0431721A2
Cited
US5281838A
Cited
US5135878A
Cited
US5142438A
Cited
US5275715A
Cited
US5240880A
Cited
US5341016A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-06-11 | 1999-12-11 | 2000-06-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-06-11 | 2003-12-11 | 2004-06-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-06-11 | 2007-12-11 | 2008-06-11 | $7700.00 | Window Closed / Lapsed |