US5281838A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device having contact between wiring layer and impurity region
Assignee: Mitsubishi Electric Corp
•
Filing: 1992-06-15
•
Granted: 1994-01-25
•
Expires: 2012-06-15
Abstract
Abstract A semiconductor device is disclosed that can form contacts with ease even if the distance between adjacent gate electrodes is reduced in accordance with larger scale integration of semiconductor devices. The semiconductor device includes a polysilicon pad 8c connected to impurity implanted layers 5a and 7a, formed over sidewalls 6a and 6b of gate electrodes 3a and 3b and insulating films 4a and 4b; and a polysilicon pad 11a connected to impurity implanted layers 5b and 7b, formed over polysilicon pad 8c with an insulating film 9 and sidewalls 10b therebetween. Even if elements are miniaturized to have reduced gate electrode length and gate electrode distance in accordance with larger scale integration of a semiconductor device, polysilicon pads 8c and 11a can be formed with ease between impurity implanted layers 5a, 7a and an upper layer wiring 13a, and between impurity implanted layers 5b, 7b and an upper layer wiring 13b, respectively. Thus, contact holes 15a and 15b can be formed without difficulty for forming upper layer wirings 13a and 13b, even if semiconductor devices are increased to larger scale integration.
Inventors
- 👤 Yoshinori Okumura
- 👤 Atsushi Hachisuka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 16:33
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10B; H10B12/00; H10B12/30
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
327 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type, at least two impurity regions of a second conductivity type formed between first and second element isolation regions on said semiconductor substrate of the first conductivity type with a predetermined distance therebetween, first and second gate electrodes formed on said first and second element isolation regions, a third gate electrode formed between said impurity regions on said semiconductor substrate with a gate insulating film thereunder, a first pad layer connected to one of said impurity regions of a second conductivity type, and formed at the sidewalls of and over said first and third gate electrodes, one end of said first pad layer being positioned within a region over only a portion of said first gate electrode and a second end of said first pad layer being positioned within a region over only a portion of said third gate electrode, a second pad layer connected to the other of said impurity regions of the second conductivity type, and formed having at least a first end thereof over said first pad layer, said first end of said second pad layer being positioned within a region over only a portion of said third gate electrode and a second end of said second pad layer being positioned within a region over only a portion of said second gate electrode, a first insulating film between said pad layers and said gate electrodes, a second insulating film overlying the top and on opposite sidewalls of said first pad layer, said second insulating film insulating said first and second pad layers from each other, a first wiring layer connected to said first pad layer; and a second wiring layer connected to said second pad layer, wherein said second end of said first pad layer and said first end of said second pad layer overlap each other above said third gate electrode formed between said impurity regions with said second insulating film therebetween.
Claim 2
Dependent Claim
327 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type, at least two impurity regions of a second conductivity type formed between first and second element isolation regions on said semiconductor substrate of the first conductivity type with a predetermined distance therebetween, first and second gate electrodes formed on said first and second element isolation regions, a third gate electrode formed between said impurity regions on said semiconductor substrate with a gate insulating film thereunder, a first pad layer connected to one of said impurity regions of a second conductivity type, and formed at the sidewalls of and over said first and third gate electrodes, one end of said first pad layer being positioned within a region over only a portion of said first gate electrode and a second end of said first pad layer being positioned within a region over only a portion of said third gate electrode, a second pad layer connected to the other of said impurity regions of the second conductivity type, and formed having at least a first end thereof over said first pad layer, said first end of said second pad layer being positioned within a region over only a portion of said third gate electrode and a second end of said second pad layer being positioned within a region over only a portion of said second gate electrode, a first insulating film between said pad layers and said gate electrodes, a second insulating film overlying the top and on opposite sidewalls of said first pad layer, said second insulating film insulating said first and second pad layers from each other, a first wiring layer connected to said first pad layer; and a second wiring layer connected to said second pad layer, wherein said second end of said first pad layer and said first end of said second pad layer overlap each other above said third gate electrode formed between said impurity regions with said second insulating film therebetween.
Claim 3
Dependent Claim
51 words
The semiconductor device according to claim 1, wherein said first insulating film comprises a first upper insulating film formed on said first, second and third gate electrodes, and a first sidewall insulating film formed at the sidewalls of said first, second and third gate electrodes and said first upper insulating film.
Claim 4
Dependent Claim
28 words
The semiconductor device of claim 1, wherein said second insulating film comprises a sidewall insulating film formed to have the bottom thereof connected to said first insulating film.
Claim 5
Dependent Claim
56 words
The semiconductor device of claim 1, wherein an upper end of at least one of said first and second pad layers have a predetermined lateral width; and the diameter of at least one of said wiring layers at a portion thereof connecting to a corresponding first or second pad layer is less than said predetermined width.
Claim 6
Dependent Claim
19 words
A semiconductor device as recited in claim 1 wherein said second insulating film ends over said third gate electrode.
Claim 7
Dependent Claim
53 words
A semiconductor device as recited in claim 1, wherein said first end of said second pad layer is vertically separated from said semiconductor substrate by said first and second insulating films, and said second end of said second pad layer is vertically separated from said semiconductor substrate only by said first insulating film.
Claim 8
Dependent Claim
75 words
A semiconductor device as recited in claim 1 wherein said first insulating film overlies each of said first, second and third gate electrodes, and said second insulating film overlies only said first and third gate electrodes, said first end of said second pad layer overlies said first and second insulating films and said third gate electrode, and said second end of said second pad layer overlies said first insulating film and said second gate electrode.
Claim 9
Dependent Claim
73 words
A semiconductor device as recited in claim 1 wherein said second insulating film comprises a vertical portion on said first insulating film, said first end of said second pad layer is vertically separated from said semiconductor substrate by said first insulating film and said vertical portion of said second insulating film and said second end of said second pad layer is vertically separated from said semiconductor substrate only by said first insulating film.
References Cited (Backward Citations)
US4234889A
Cited
JPS58142579A
Cited
US4803534A
Cited
JPS6344743A
Cited
US5012310A
Cited
EP0315422A2
Cited
DE3922456A1
Cited
US5101251A
Cited
JPH0279462A
Cited
JPH0326543A
Cited
DE4113962A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-01-24 | 1997-07-26 | 1998-01-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-01-24 | 2001-07-26 | 2002-01-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-01-24 | 2005-07-26 | 2006-01-25 | $7700.00 | Window Closed / Lapsed |