Patent US5504459A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5504459A Expired / Lapsed US ⏱️ 0.0 years remaining

Filter network for phase-locked loop circuit

Assignee: International Business Machines Corp
•
Filing: 1995-03-20
•
Granted: 1996-04-02
•
Expires: 2015-03-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A filter network is presented for a phase-locked loop (PLL) circuit having a voltage controlled oscillator (VCO) with a control input and a bias input. The filter network includes a conventional filter circuit that provides a "pole" and a "zero" to the transfer function of the PLL circuit. The conventional filter circuit is coupled between the control input of the VCO and ground. An additional filter circuit is also coupled to the control input of the VCO, and to a bias input of the VCO. This additional filter circuit provides at least one additional "zero" to the PLL transfer function to extend the frequency range of the PLL circuit without impairing circuit stability. A transconductance amplifier is preferably employed within the additional filter circuit to facilitate tailoring of the open loop gain of the filter/oscillator circuitry.

Inventors

  • 👤 John E. Gersbach
  • 👤 Todd Williams

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 22:36
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/099; H03L7/085; H03L7/093; H03L7/10; H03L7/107; H03L7/1075; H03L2207/00; H03L2207/06

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 104 words
A filter network for a phase-locked loop (PLL) circuit having a voltage controlled oscillator (VCO) with a control input and a bias input, said filter network comprising: a first filter circuit coupled to the control input of the VCO, said first filter circuit providing a "pole" and a "zero" to a transfer function of the PLL circuit; and a second filter circuit coupled to the control input and to the bias input of the VCO, said second filter circuit providing at least one additional "zero" to the transfer function of the PLL circuit to thereby extend a usable frequency range of the PLL circuit.
Claim 2
Dependent Claim 104 words
A filter network for a phase-locked loop (PLL) circuit having a voltage controlled oscillator (VCO) with a control input and a bias input, said filter network comprising: a first filter circuit coupled to the control input of the VCO, said first filter circuit providing a "pole" and a "zero" to a transfer function of the PLL circuit; and a second filter circuit coupled to the control input and to the bias input of the VCO, said second filter circuit providing at least one additional "zero" to the transfer function of the PLL circuit to thereby extend a usable frequency range of the PLL circuit.
Claim 3
Dependent Claim 28 words
The filter network of claim 1, wherein said first filter circuit comprises a first resistance capacitance (RC) circuit connected between the control input of the VCO and ground.
Claim 4
Dependent Claim 31 words
The filter network of claim 2, wherein said second filter circuit comprises a second resistance capacitance (RC) circuit coupled to the control input and to the bias input of said VCO.
Claim 5
Dependent Claim 28 words
The filter network of claim 3, wherein said second filter circuit also comprises an amplifier coupled between said second RC circuit and said bias input to the VCO.
Claim 6
Dependent Claim 67 words
The filter network of claim 4, wherein said amplifier comprises a transconductance amplifier having a voltage input and a current output, and wherein said second RC circuit comprises a capacitance and a resistance, said capacitance being coupled between said control input of said VCO and said voltage input of said transconductance amplifier, and said resistance being coupled between said voltage input of said transconductance amplifier and ground.
Claim 7
Dependent Claim 55 words
The filter network of claim 4, wherein said amplifier provides both ac and dc current components to said bias input of said VCO, said dc current component determining a center frequency output of said VCO, and said ac current component providing said at least one additional "zero" to the transfer function of the PLL circuit.
Claim 8
Dependent Claim 42 words
The filter network of claim 1, further comprising a current bias circuit connected to the bias input of said VCO, said current bias circuit providing bias current to said bias input, said bias current affecting a center frequency output of said VCO.
Claim 9
Dependent Claim 185 words
A phase-locked loop (PLL) circuit having a transfer function, said PLL circuit comprising: a phase detector for comparing phases of an output signal of the PLL circuit and a reference signal to produce therefrom an error signal representative of any phase difference therebetween; an amplifier circuit coupled to receive the error signal and produce therefrom a voltage control signal V c at an output thereof; a first filter circuit coupled between the output of said amplifier circuit and ground, said first filter circuit providing a "zero" and a "pole" to the transfer function of the PLL circuit; a voltage controlled oscillator (VCO) having a control input and a bias input, said control input being coupled across said first filter circuit to said output of said amplifier circuit to receive said voltage control signal V c , an output of said VCO providing said output signal of the PLL circuit; and a second filter circuit coupled to said control input and to said bias input of said VCO, said second filter circuit providing at least one additional "zero" to the transfer function of the PLL circuit.
Claim 10
Dependent Claim 185 words
A phase-locked loop (PLL) circuit having a transfer function, said PLL circuit comprising: a phase detector for comparing phases of an output signal of the PLL circuit and a reference signal to produce therefrom an error signal representative of any phase difference therebetween; an amplifier circuit coupled to receive the error signal and produce therefrom a voltage control signal V c at an output thereof; a first filter circuit coupled between the output of said amplifier circuit and ground, said first filter circuit providing a "zero" and a "pole" to the transfer function of the PLL circuit; a voltage controlled oscillator (VCO) having a control input and a bias input, said control input being coupled across said first filter circuit to said output of said amplifier circuit to receive said voltage control signal V c , an output of said VCO providing said output signal of the PLL circuit; and a second filter circuit coupled to said control input and to said bias input of said VCO, said second filter circuit providing at least one additional "zero" to the transfer function of the PLL circuit.
Claim 11
Dependent Claim 133 words
The PLL circuit of claim 8, wherein said voltage controlled oscillator comprises: a voltage-to-current converter coupled to the amplifier circuit to receive via the control input of the VCO the voltage control signal V c and generate therefrom a converter current I c ; a current controlled oscillator having a current input I O and a frequency output F O , the frequency output F O of the current controlled oscillator comprising the output signal of the PLL circuit and being proportional to the current input I O ; and a summing node for summing the converter current I c and a bias current I b received at the bias input, wherein the current input I O comprises the summation of the converter current I c and the bias current I b .
Claim 12
Dependent Claim 70 words
The PLL circuit of claim 9, wherein said second filter circuit includes an amplifier that provides a current output having both ac and dc current components, said current output being provided to said bias input of said VCO, said dc current component determining a center frequency output of said VCO, and said ac current component providing said at least one additional "zero" to the transfer function of the PLL circuit.
Claim 13
Dependent Claim 53 words
The PLL circuit of claim 10, wherein said second filter circuit further comprises a resistance capacitance (RC) circuit comprising a capacitance and a resistance, said capacitance being coupled between said control input of said VCO and an input of said amplifier, said resistance being coupled between said input of said amplifier and ground.
Claim 14
Dependent Claim 59 words
The PLL circuit of claim 8, wherein said first filter circuit comprises a first resistance capacitance (RC) circuit connected between the control input of a VCO and ground, and wherein said second filter circuit comprises a second resistance capacitance (RC) circuit, said second RC circuit being coupled to the control input and to the bias input of said VCO.
Claim 15
Dependent Claim 39 words
The PLL circuit of claim 12, wherein said second RC circuit comprises a capacitance coupled between the control input and the bias input of said VCO and a resistance coupled between the bias input of said VCO and ground.
Claim 16
Dependent Claim 43 words
The PLL circuit of claim 8, further comprising a current bias circuit connected to the bias input of said VCO, said current bias circuit providing a bias current to said bias input, said bias current affecting a center frequency output of said VCO.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-04-02 1999-10-02 2000-04-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-04-02 2003-10-02 2004-04-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-04-02 2007-10-02 2008-04-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag