Patent US5493243A successfully refreshed from Google Patents.
US5493243A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digitally controlled first order jitter attentuator using a digital frequency synthesizer
Assignee: Level One Communications Inc
•
Filing: 1994-01-04
•
Granted: 1996-02-20
•
Expires: 2014-01-04
Abstract
Abstract A circuit for attenuating phase jitter on an incoming clock signal includes a digital frequency synthesizer, and a phase lock loop including a phase detector. The digital phase detector compares the phase relationship between an incoming signal and a clock signal generated by the digitally controlled frequency synthesizer and produces an output signal proportional to the phase difference. The output signal comprises both a direction indicator and a magnitude indicator for controlling the digitally controlled frequency synthesizer. One of a plurality of phases of a voltage controlled oscillator (VCO) are selected in response to the output signal to alter the frequency of the clock signal.
Inventors
- 👤 Sajol C. Ghoshal
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 09:30
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/099; H03L7/0995; H03L7/0996; H03L2207/00; H03L2207/50
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
166 words
A circuit for attenuating phase jitter on an incoming signal, comprising: (a) a phase detector for generating digital control signals representing a phase difference between the incoming signal and a clock signal, the digital control signals comprising a direction signal for indicating a polarity of the phase difference and a magnitude signal for indicating a magnitude of the phase difference; and (b) a frequency synthesizer, coupled to the phase detector, for generating the clock signal to an output at one of a plurality of selectable frequencies in response to the direction and magnitude signals, wherein frequency synthesizer comprises means for initializing a loadable counter with a starting value determined from the magnitude signal from the phase detector, means for incrementing the loadable counter using the clock signal, means for generating an adjustment signal when the loadable counter overflows, and means for controlling the frequency of the clock signal in response to the adjustment signal from the loadable counter and the direction signal from the phase detector.
Claim 2
Dependent Claim
166 words
A circuit for attenuating phase jitter on an incoming signal, comprising: (a) a phase detector for generating digital control signals representing a phase difference between the incoming signal and a clock signal, the digital control signals comprising a direction signal for indicating a polarity of the phase difference and a magnitude signal for indicating a magnitude of the phase difference; and (b) a frequency synthesizer, coupled to the phase detector, for generating the clock signal to an output at one of a plurality of selectable frequencies in response to the direction and magnitude signals, wherein frequency synthesizer comprises means for initializing a loadable counter with a starting value determined from the magnitude signal from the phase detector, means for incrementing the loadable counter using the clock signal, means for generating an adjustment signal when the loadable counter overflows, and means for controlling the frequency of the clock signal in response to the adjustment signal from the loadable counter and the direction signal from the phase detector.
Claim 3
Dependent Claim
63 words
The circuit as set forth in claim 1, wherein the phase detector comprises: an up/down counter for determining the phase relationship between the incoming signal and the clock signal and for producing the output signal proportional thereto; and means, coupled to the up/down counter, for incrementing and decrementing the up/down counter when the incoming signal is out of phase with the clock signal.
Claim 4
Dependent Claim
37 words
The circuit as set forth in claim 2, wherein the phase detector further comprises limiter means, coupled to the up/down counter, for disabling the up/down counter to prevent rollover when a count therein reaches a range boundary.
Claim 5
Dependent Claim
29 words
The circuit as set forth in claim 1, wherein the frequency synthesizer further comprises means for generating the clock signal at said one of the plurality of selectable frequencies.
Claim 6
Dependent Claim
45 words
The circuit as set forth in claim 4, wherein the circuit has a selectable bandwidth BW: ##EQU2## wherein Dw is the pull range per step of the frequency synthesizer and B is a multiplier value for the clock signal as compared to the incoming signal.
Claim 7
Dependent Claim
159 words
A jitter attenuation circuit, comprising: (a) a digital phase detector for determining a phase difference between an incoming signal and a clock signal and for generating output signals proportional to the phase difference, wherein the output signals indicate both a direction and a magnitude of frequency change required to eliminate the phase difference; and (b) a digitally controlled frequency synthesizer, coupled to the digital phase detector, for generating the clock signal to an output in response to the direction and magnitude signals from the phase detector, wherein the frequency synthesizer comprises means for initializing a loadable counter with a starting value determined from the magnitude signal from the phase detector, means for incrementing the loadable counter using the clock signal, means for generating an adjustment signal when the loadable counter overflows, and means for controlling the frequency of the clock signal in response to the adjustment signal from the loadable counter and the direction signal from the phase detector.
Claim 8
Dependent Claim
159 words
A jitter attenuation circuit, comprising: (a) a digital phase detector for determining a phase difference between an incoming signal and a clock signal and for generating output signals proportional to the phase difference, wherein the output signals indicate both a direction and a magnitude of frequency change required to eliminate the phase difference; and (b) a digitally controlled frequency synthesizer, coupled to the digital phase detector, for generating the clock signal to an output in response to the direction and magnitude signals from the phase detector, wherein the frequency synthesizer comprises means for initializing a loadable counter with a starting value determined from the magnitude signal from the phase detector, means for incrementing the loadable counter using the clock signal, means for generating an adjustment signal when the loadable counter overflows, and means for controlling the frequency of the clock signal in response to the adjustment signal from the loadable counter and the direction signal from the phase detector.
Claim 9
Dependent Claim
65 words
The jitter attenuation circuit as set forth in claim 6, wherein the phase detector comprises: an up/down counter for determining the phase relationship between the incoming signal and the clock signal and for producing the output signal proportional thereto; and means, coupled to the up/down counter, for incrementing and decrementing the up/down counter when the incoming signal is out of phase with the clock signal.
Claim 10
Dependent Claim
39 words
The jitter attenuation circuit as set forth in claim 7, wherein the phase detector further comprises limiter means, coupled to the up/down counter, for disabling the up/down counter to prevent rollover when a count therein reaches a range boundary.
Claim 11
Dependent Claim
31 words
The jitter attenuation circuit as set forth in claim 6, wherein the frequency synthesizer further comprises means for generating the clock signal at said one of the plurality of selectable frequencies.
Claim 12
Dependent Claim
48 words
The jitter attenuation circuit as set forth in claim 9, wherein the jitter attenuator has a selectable bandwidth BW: ##EQU3## wherein Dw is the pull range per step of the frequency synthesizer and B is a multiplier value for the clock signal as compared to the incoming signal.
Claim 13
Independent Claim
161 words
A method for attenuating phase jitter on an incoming signal, comprising the steps of: (a) generating digital control signals representing a phase difference between the incoming signal and a clock signal, wherein the digital control signals are comprised of a direction signal for indicating a polarity of the phase difference and a magnitude signal for indicating a magnitude of the phase difference; and (b) generating the clock signal at one of a plurality of selectable frequencies in response to the digital control signals, the generating step further comprising the steps of generating the clock signal according to the direction and magnitude signals, wherein the generating step comprises the steps of loading a counter with a starting value determined by the magnitude signal, incrementing the counter using the clock signal, generating an adjustment signal when the counter overflows, and controlling the frequency of the output clock signal using the adjustment signal from the counter and the direction signal from the phase detector.
Claim 14
Independent Claim
161 words
A method for attenuating phase jitter on an incoming signal, comprising the steps of: (a) generating digital control signals representing a phase difference between the incoming signal and a clock signal, wherein the digital control signals are comprised of a direction signal for indicating a polarity of the phase difference and a magnitude signal for indicating a magnitude of the phase difference; and (b) generating the clock signal at one of a plurality of selectable frequencies in response to the digital control signals, the generating step further comprising the steps of generating the clock signal according to the direction and magnitude signals, wherein the generating step comprises the steps of loading a counter with a starting value determined by the magnitude signal, incrementing the counter using the clock signal, generating an adjustment signal when the counter overflows, and controlling the frequency of the output clock signal using the adjustment signal from the counter and the direction signal from the phase detector.
References Cited (Backward Citations)
US3516007A
Cited
US3579122A
Cited
US3731219A
Cited
US3931585A
Cited
US4129748A
Cited
US4091335A
Cited
US4270183A
Cited
US4242639A
Cited
US4360788A
Cited
US4490688A
Cited
US4563657A
Cited
US4565976A
Cited
EP0140042A2
Cited
US4539531A
Cited
US4584695A
Cited
US4633488A
Cited
US4667168A
Cited
US4791386A
Cited
US4712223A
Cited
US4733197A
Cited
US4805198A
Cited
US4941156A
Cited
US4862485A
Cited
US4855683A
Cited
US4906941A
Cited
US5059924A
Cited
US4975660A
Cited
US4972442A
Cited
US5162746A
Cited
US5077529A
Cited
US5008637A
Cited
US5181228A
Cited
US5068628A
Cited
US5159291A
Cited
US5079519A
Cited
US5057794A
Cited
EP0576168A1
Cited
US5317283A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-02-19 | 1999-08-21 | 2000-02-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-02-19 | 2003-08-21 | 2004-02-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-02-19 | 2007-08-21 | 2008-02-20 | $7700.00 | Window Closed / Lapsed |