← Back to Patent Explorer
US5486488A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for manufacturing semiconductor device

Assignee: NEC Electronics Corp
•
Filing: 1994-12-01
•
Granted: 1996-01-23
•
Expires: 2014-12-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a conventional method for forming a capacity element for DRAM, a tantalum oxide film is formed on the surface of polycrystal silicon film constituting a capacity lower electrode, and a high temperature treatment is then carried out in an oxygen atmosphere to improve leakage current properties, thereby converting this tantalum oxide film. In the capacity element having the thus formed capacity insulating film, an obtainable capacity value is small. In the present invention, a densification treatment is carried out at a relatively low temperature in place of the high temperature treatment step of the tantalum oxide film, whereby the capacity element having the large capacity value can be formed without deteriorating the leakage current properties.

Inventors

  • 👤 Satoshi Kamiyama

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 21:06
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/033; Y; Y10; Y10S; Y10S148/00; Y10S148/014

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 84 words
A process for manufacturing a capacity element on a semiconductor device comprises: a step of forming a capacity lower electrode having, on a surface of the semiconductor device, a first conductive film, a step of forming a capacity insulating film comprising a tantalum oxide film, a step of subjecting the tantalum oxide film to a densification treatment at a temperature in a range of from room temperature to 300° C., and a step of forming a capacity upper electrode comprising a second conductive film.
Claim 2
Dependent Claim 84 words
A process for manufacturing a capacity element on a semiconductor device comprises: a step of forming a capacity lower electrode having, on a surface of the semiconductor device, a first conductive film, a step of forming a capacity insulating film comprising a tantalum oxide film, a step of subjecting the tantalum oxide film to a densification treatment at a temperature in a range of from room temperature to 300° C., and a step of forming a capacity upper electrode comprising a second conductive film.
Claim 3
Dependent Claim 45 words
The process for manufacturing a semiconductor device according to claim 1 wherein the first conductive film comprises of film of tungsten, molybdenum or titanium; film of nitride or silicide of tungsten, molybdenum or titanium; or laminated structure of two or more of the above films.
Claim 4
Dependent Claim 33 words
The process for manufacturing a semiconductor device according to claim 1 wherein the formation of the tantalum oxide film is carried out by a chemical vapor deposition method using an organic tantalum material.
Claim 5
Dependent Claim 28 words
The process for manufacturing a semiconductor device according to claim 1 wherein the densification treatment for the tantalum oxide film is a plasma treatment using an oxidizing gas.
Claim 6
Dependent Claim 31 words
The process for manufacturing a semiconductor device according to claim 4 wherein-the oxidizing gas comprises at least one of an oxygen gas, an oxygen gas containing water and a nitrous oxide.
Claim 7
Dependent Claim 45 words
The process for manufacturing a semiconductor device according to claim 1 wherein the second conductive film comprises of film of tungsten, molybdenum or titanium; film of nitride or silicide of tungsten, molybdenum or titanium; or laminated structure of two or more of the above films.
Claim 8
Dependent Claim 111 words
A process for manufacturing a capacity element on a semiconductor device comprises a step of forming a silicon film pattern having its surface covered with hemispherical crystalline particles with a particle diameter in a range of from 20 to 200 nm, a step of forming, on the surface of the silicon film pattern, a first conductive film to form a capacity lower electrode, the conductive film thickness being less than 100 nm, a step of forming a capacity insulating film comprising a tantalum oxide film, a step of subjecting the tantalum oxide film to a densification treatment, and a step of forming a capacity upper electrode comprising a second conductive film.
Claim 9
Dependent Claim 111 words
A process for manufacturing a capacity element on a semiconductor device comprises a step of forming a silicon film pattern having its surface covered with hemispherical crystalline particles with a particle diameter in a range of from 20 to 200 nm, a step of forming, on the surface of the silicon film pattern, a first conductive film to form a capacity lower electrode, the conductive film thickness being less than 100 nm, a step of forming a capacity insulating film comprising a tantalum oxide film, a step of subjecting the tantalum oxide film to a densification treatment, and a step of forming a capacity upper electrode comprising a second conductive film.

References Cited (Backward Citations)

US5254505A Cited
US5336638A Cited
US5234857A Cited
US5324679A Cited
US5248629A Cited
US5279985A Cited
US5352623A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-01-22 1999-07-24 2000-01-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-01-22 2003-07-24 2004-01-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-01-22 2007-07-24 2008-01-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag