§
Luxuse
Patent Intelligence
Sign In
Patent US5483100A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5483100A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated circuit package with via interconnections formed in a substrate

Assignee: Teijin Ltd
•
Filing: 1992-06-02
•
Granted: 1996-01-09
•
Expires: 2012-06-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit package, and a method for forming the integrated circuit package, including a single layer or multilayer substrate in which interconnection vias are formed is described. Laser energy is swept across a surface of a mask in which holes have been formed. Laser energy passing through the holes of the mask forms vias in a substrate held in place below the mask. The laser energy is swept at such a speed and is maintained at such an energy level that the laser energy forms vias in the substrate, but does not penetrate a set of leads attached to the substrate. Vias may be formed in this way by either a mask imaging, contact mask or conformal mask technique. The laser energy is emitted from a non-thermal (e.g., excimer) laser. The substrate is formed of an organic (e.g., epoxy) resin. The resin may include reinforcing fibers (e.g., aramid fibers). Substrates may be formed on one or both sides of the set of leads. After formation in the substrate, the vias are coated with an electrically conductive material. The method of via formation is fast, inexpensive, achieves higher via density, and avoids overheating of the substrate.

Inventors

  • 👤 Robert C. Marrs
  • 👤 Tadashi Hirakawa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 10:40
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/0011; H05K3/0017; H05K3/0026; H05K3/0032; H05K3/0035; B; B23; B23K; B23K26/00; B23K26/02; B23K26/06; B23K26/064; B23K26/066; B23K26/36; B23K26/38; B23K26/382; B23K26/40; H10; H10W; H10W70/00; H10W70/01; H10W70/05; H10W70/095; H10W70/60; H10W70/62; H10W70/63; H10W70/635; H10W70/65; H10W70/67; H10W70/69; H10W70/695; H10W74/00; H10W74/40; H10W74/47; B23K2103/00; B23K2103/08; B23K2103/12; B23K2103/16; B23K2103/166; B23K2103/172; B23K2103/18; B23K2103/30; B23K2103/42; B23K2103/50; B23K2103/52; H05K2201/00; H05K2201/09; H05K2201/09209; H05K2201/09654; H05K2201/09754; H05K2201/10; H05K2201/10613; H05K2201/10742; H05K2201/10886; H05K2201/10924; H05K2203/00; H05K2203/05; H05K2203/0548; H05K2203/056; H05K2203/10; H05K2203/107; H05K3/40; H05K3/4092; H10W72/00; H10W72/50; H10W72/531; H10W72/536; H10W72/541; H10W72/5445; H10W72/90; H10W72/931; H10W72/932; H10W90/00; H10W90/701; H10W90/751; H10W90/753

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 130 words
An encapsulated integrated circuit, comprising: a substrate having a first surface and a second surface opposite the first surface and including a dielectric layer; a plurality of electrically conductive vias in the substrate; a plurality of electrically conductive leads attached to the first surface of the substrate; a plurality of bond pads, on the second surface of the substrate, for connection to an integrated circuit; a plurality of electrically conductive traces extending on the second surface from the bond pads; one of the electrically conductive vias extending from one of the traces through the dielectric layers to one of the plurality of leads; and a plastic material encapsulating the substrate and an inner portion of the leads with an outer portion of the leads remaining exposed outside the plastic material.
Claim 2
Dependent Claim 130 words
An encapsulated integrated circuit, comprising: a substrate having a first surface and a second surface opposite the first surface and including a dielectric layer; a plurality of electrically conductive vias in the substrate; a plurality of electrically conductive leads attached to the first surface of the substrate; a plurality of bond pads, on the second surface of the substrate, for connection to an integrated circuit; a plurality of electrically conductive traces extending on the second surface from the bond pads; one of the electrically conductive vias extending from one of the traces through the dielectric layers to one of the plurality of leads; and a plastic material encapsulating the substrate and an inner portion of the leads with an outer portion of the leads remaining exposed outside the plastic material.
Claim 3
Dependent Claim 63 words
An encapsulated integrated circuit as in claim 1, wherein the substrate further includes at least one interior layer, each interior layer comprising a dielectric layer and an interior generally conductive layer, each interior generally conductive layer having conductive paths, and wherein one of the vias extends from one of the traces to one of the conductive paths and to one of the leads.
Claim 4
Dependent Claim 32 words
An encapsulated integrated circuit as in claim 2, wherein at least one of the electrically conductive vias extends from a first interior generally conductive layer to a second interior generally conductive layer.
Claim 5
Dependent Claim 43 words
An encapsulated integrated circuit as in claim 1, wherein the vias have an elongated cross-sectional shape in a plane approximately parallel to the first surface of the substrate, the longest dimension of the cross-sectional shape aligned perpendicular to a side of the substrate.
Claim 6
Dependent Claim 107 words
A packaged integrated circuit, comprising: a substrate having a first surface and a second surface opposite the first surface and including a dielectric layer comprising an organic material; a plurality of electrically conductive vias in the substrate; a plurality of electrically conductive leads attached to the first surface of the substrate; a plurality of bond pads, on the second surface of the substrate, for connection to an integrated circuit; a plurality of electrically conductive traces extending on the second surface from the bond pads; one of the electrically conductive vias extending from one of the traces through the dielectric layer to one of the plurality of leads.
Claim 7
Dependent Claim 107 words
A packaged integrated circuit, comprising: a substrate having a first surface and a second surface opposite the first surface and including a dielectric layer comprising an organic material; a plurality of electrically conductive vias in the substrate; a plurality of electrically conductive leads attached to the first surface of the substrate; a plurality of bond pads, on the second surface of the substrate, for connection to an integrated circuit; a plurality of electrically conductive traces extending on the second surface from the bond pads; one of the electrically conductive vias extending from one of the traces through the dielectric layer to one of the plurality of leads.
Claim 8
Dependent Claim 63 words
A packaged integrated circuit as in claim 5, wherein the substrate further includes at least one interior layer, each interior layer comprising a dielectric layer and an interior generally conductive layer, each interior generally conductive layer having conductive paths, and wherein one of the vias extends from one of the traces to one of the conductive paths and to one of the leads.
Claim 9
Dependent Claim 32 words
A packaged integrated circuit as in claim 6, wherein at least one of the electrically conductive vias extends from a first interior generally conductive layer to a second interior generally conductive layer.
Claim 10
Dependent Claim 43 words
A packaged integrated circuit as in claim 5, wherein the vias have an elongated cross-sectional shape in a plane approximately parallel to the first surface of the substrate, the longest dimension of the cross-sectional shape aligned perpendicular to a side of the substrate.
Claim 11
Dependent Claim 128 words
A packaged integrated circuit, comprising: a substrate including a dielectric layer and a cavity formed in a first surface of the substrate at a desired location; an integrated circuit having a first surface on which electrically conductive circuitry and a plurality of bond pads are formed, and a second surface opposite the first surface that is attached to the substrate within the cavity; bond pads on the first surface of the substrate; conductive traces on the first surface of the substrate extending from the bond pads; leads attached to a second surface of the substrate opposite the first surface of the substrate; electrical connections from the bond pads on the integrated circuit to the bond pads on the substrate; and vias extending from the traces to the leads.
Claim 12
Dependent Claim 128 words
A packaged integrated circuit, comprising: a substrate including a dielectric layer and a cavity formed in a first surface of the substrate at a desired location; an integrated circuit having a first surface on which electrically conductive circuitry and a plurality of bond pads are formed, and a second surface opposite the first surface that is attached to the substrate within the cavity; bond pads on the first surface of the substrate; conductive traces on the first surface of the substrate extending from the bond pads; leads attached to a second surface of the substrate opposite the first surface of the substrate; electrical connections from the bond pads on the integrated circuit to the bond pads on the substrate; and vias extending from the traces to the leads.
Claim 13
Dependent Claim 282 words
A packaged integrated circuit, comprising: a substrate having an integrated circuit attach surface and including an inner layer comprised of a generally conductive layer and a dielectric layer, a plurality of electrically conductive vias being formed in the substrate; a plurality of electrically conductive leads, an inner portion of each of the plurality of electrically conductive leads attached to a lead attach surface of the substrate such that the inner portion of the leads is substantially parallel to the plane of the lead attach surface, one of the vias extending from the integrated circuit attach surface of the substrate to a lead and electrically connecting said lead to a conductive portion of the generally conductive layer; an integrated circuit having a first surface and a second surface opposite the first surface, the first surface of the integrated circuit being attached to the integrated circuit attach surface of the substrate, circuitry and a plurality of bond pads being formed on the second surface of the integrated circuit; a plurality of bond pads on the integrated circuit attach surface of the substrate; a plurality of traces on the integrated circuit attach surface of the substrate connecting the bond pads on the integrated circuit attach surface of the substrate to the vias; means for electrically connecting one of the bond pads of the integrated circuit to one of the bond pads on the integrated circuit attach surface of the substrate, the bond pad on the substrate being electrically connected by one of the traces to said via; and a plastic material encapsulating the substrate and the inner portion of the leads such that an outer portion of the leads remains exposed outside the plastic material.
Claim 14
Dependent Claim 282 words
A packaged integrated circuit, comprising: a substrate having an integrated circuit attach surface and including an inner layer comprised of a generally conductive layer and a dielectric layer, a plurality of electrically conductive vias being formed in the substrate; a plurality of electrically conductive leads, an inner portion of each of the plurality of electrically conductive leads attached to a lead attach surface of the substrate such that the inner portion of the leads is substantially parallel to the plane of the lead attach surface, one of the vias extending from the integrated circuit attach surface of the substrate to a lead and electrically connecting said lead to a conductive portion of the generally conductive layer; an integrated circuit having a first surface and a second surface opposite the first surface, the first surface of the integrated circuit being attached to the integrated circuit attach surface of the substrate, circuitry and a plurality of bond pads being formed on the second surface of the integrated circuit; a plurality of bond pads on the integrated circuit attach surface of the substrate; a plurality of traces on the integrated circuit attach surface of the substrate connecting the bond pads on the integrated circuit attach surface of the substrate to the vias; means for electrically connecting one of the bond pads of the integrated circuit to one of the bond pads on the integrated circuit attach surface of the substrate, the bond pad on the substrate being electrically connected by one of the traces to said via; and a plastic material encapsulating the substrate and the inner portion of the leads such that an outer portion of the leads remains exposed outside the plastic material.
Claim 15
Dependent Claim 101 words
A packaged integrated circuit as in claim 10, further comprising a second substrate including at least one composite layer comprised of a generally conductive layer and a dielectric layer, a plurality of electrically conductive vias being formed in the second substrate, the inner portions of the leads being attached to a lead attach surface of the second substrate such that: the inner portions of the leads are between the first and second substrates, at least one of the vias in the second substrate electrically connecting a lead to electrically conductive material formed on the generally conductive layer of the second substrate.

References Cited (Backward Citations)

US3335489A Cited
US3560257A Cited
US3777221A Cited
US3959579A Cited
US4225900A Cited
US4473737A Cited
US4479991A Cited
US4508749A Cited
JPS60194545A Cited
US4745258A Cited
US4754317A Cited
US4798931A Cited
US4839497A Cited
JPH01155633A Cited
US4963697A Cited
JPH01281791A Cited
US4908933A Cited
JPH0244741A Cited
US4915981A Cited
US5010232A Cited
US5055914A Cited
US4948941A Cited
US4995941A Cited
US4914269A Cited
US4931134A Cited
US4975761A Cited
US5220491A Cited
EP0476589A2 Cited
JPH04159764A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-01-08 1999-07-10 2000-01-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-01-08 2003-07-10 2004-01-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-01-08 2007-07-10 2008-01-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag