← Back to Patent Explorer
US5481125A Expired / Lapsed US ⏱️ 0.0 years remaining

Compact CMOS analog crosspoint switch matrix

Assignee: Microsemi Semiconductor ULC
•
Filing: 1993-06-29
•
Granted: 1996-01-02
•
Expires: 2013-06-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit analog crosspoint switch FET array which utlilizes considerably reduced silicon substrate area than previously. In a preferred embodiment, pairs of the separate diffused regions of different FETs which are connected to the same input are common, forming separate single diffused regions. The separate single diffused regions and the central single diffused regions alternate continuously in a row, separated by the channel regions forming the various transistors. The result is a continuous row of transistors having common diffused regions, except for the transistors at the end of the row, which have their outer diffused regions not in common with any other.

Inventors

  • 👤 Colin Harris

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 10:40
CPC Classifications
H; H10; H10B; H10B20/00; H10D; H10D84/00; H10D84/90; H10D84/903

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 187 words
A semiconductor crosspoint switch for switching each of a plurality of first terminals of a matrix of terminals to a plurality of second terminals of said matrix of terminals, comprising an integrated circuit comprised of a series of more than two field effect transistors (FETs) of similar conductivity type each formed of a pair of impurity diffused regions separated by a channel region underlying an insulated gate, pairs of FETs sharing adjacent diffused regions, the number of diffused regions being equal to twice a larger number of the first and second terminals plus one, each terminal of said larger number of the first and second terminals being respectively connected in sequence to a corresponding even numbered diffused region, each terminal of a pair of the smaller number of the first and second terminals being connected to alternate odd numbered diffused regions respectively, and means for applying a switching signal to a gate of a transistor to which a first and a second terminal are connected whereby an FET having said gate can conduct, thereby connecting the first terminal and the second terminal connected to said FET together.
Claim 2
Dependent Claim 187 words
A semiconductor crosspoint switch for switching each of a plurality of first terminals of a matrix of terminals to a plurality of second terminals of said matrix of terminals, comprising an integrated circuit comprised of a series of more than two field effect transistors (FETs) of similar conductivity type each formed of a pair of impurity diffused regions separated by a channel region underlying an insulated gate, pairs of FETs sharing adjacent diffused regions, the number of diffused regions being equal to twice a larger number of the first and second terminals plus one, each terminal of said larger number of the first and second terminals being respectively connected in sequence to a corresponding even numbered diffused region, each terminal of a pair of the smaller number of the first and second terminals being connected to alternate odd numbered diffused regions respectively, and means for applying a switching signal to a gate of a transistor to which a first and a second terminal are connected whereby an FET having said gate can conduct, thereby connecting the first terminal and the second terminal connected to said FET together.
Claim 3
Dependent Claim 24 words
A semiconductor crosspoint switch as defined in claim 1 in which the first terminals are input terminals and the second terminals are output terminals.

References Cited (Backward Citations)

US4516312A Cited
US4682202A Cited
US4783692A Cited
US4651190A Cited
US4764798A Cited
US4853757A Cited
US4884118A Cited
US4857981A Cited
US4745084A Cited
US4962413A Cited
US4851892A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-01-01 1999-07-03 2000-01-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-01-01 2003-07-03 2004-01-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-01-01 2007-07-03 2008-01-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag