Patent US127270A successfully refreshed from Google Patents.
Patent US5459087A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5459087A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of fabricating a multi-layer gate electrode with annealing step

Assignee: Renesas Electronics Corp
•
Filing: 1993-08-03
•
Granted: 1995-10-17
•
Expires: 2013-08-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention provides a method of forming a gate electrode on a channel layer in a field effect transistor. A first layer made of a first metal having a heat resistivity is formed on a gate formation region of a surface of a channel layer on a semiconductor substrate. The substrate is subjected to a heat treatment so as to recover a damage of the channel layer caused by the formation of the first layer. A second layer made of a second metal having a heat resistivity is formed on a surface of the first layer. A third layer made of a third metal having a low electrical resistivity is formed on a surface of the second layer thereby a gate electrode comprising the first, second and third layers is formed on the channel layer free from any damage caused by the formation steps.

Inventors

  • 👤 Akira Mochizuki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 23:55
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/061; H10D30/0612; H10D30/60; H10D30/67; H10D30/6729; H10D30/6737; H10D30/6738; H10D30/674; H10D30/675; H10D64/00; H10D64/01; H10D64/012; H10D64/0124; H10D64/0125; H10D64/60; H10D64/64; H10D62/00; H10D62/80; H10D62/85

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 132 words
A method of forming a gate electrode on a channel layer in a field effect transistor comprising the steps of: carrying out an electron beam evaporation method to deposit a heat resistive metal layer on an epitaxial layer formed on a semiconductor substrate whereby said epitaxial layer receives a damage; subjecting said epitaxial layer to a heat treatment at a temperature in the range of from 300° C. to 550° C. so as to recover said damage of said epitaxial layer and also to improve the adhesion between sid heat resistive metal layer and said epitaxial layer; depositing a tungten silicide (W 5 Si 3 ) layer by sputtering on said heat resistive metal layer; and depositing a Ti-Pt-Au multi-layer on said tungsten silicide layer, said multi-layer serving as a gate electrode.
Claim 2
Independent Claim 132 words
A method of forming a gate electrode on a channel layer in a field effect transistor comprising the steps of: carrying out an electron beam evaporation method to deposit a heat resistive metal layer on an epitaxial layer formed on a semiconductor substrate whereby said epitaxial layer receives a damage; subjecting said epitaxial layer to a heat treatment at a temperature in the range of from 300° C. to 550° C. so as to recover said damage of said epitaxial layer and also to improve the adhesion between sid heat resistive metal layer and said epitaxial layer; depositing a tungten silicide (W 5 Si 3 ) layer by sputtering on said heat resistive metal layer; and depositing a Ti-Pt-Au multi-layer on said tungsten silicide layer, said multi-layer serving as a gate electrode.
Claim 3
Dependent Claim 33 words
The method as claimed in claim 1, wherein said heat treatment is carried out in an atmosphere including at least AsH 3 to keep stoichiometries of said epitaxial layer and said semiconductor substrate.
Claim 4
Dependent Claim 41 words
The method as claimed in claim 1, wherein said heat treatment is carried out in an atmosphere comprising N 2 , H 2 and Ar after a chemical vapor deposition of a silicon oxide film on said heat resistive metal layer.
Claim 5
Dependent Claim 17 words
The method as claimed in claim 1, wherein said heat resistive metal layer is made of tungsten.
Claim 6
Dependent Claim 25 words
The method as claimed in claim 1, wherein said heat resistive metal layer has a thickness in the range of from 150 to 200 nanometers.
Claim 7
Dependent Claim 15 words
The method as claimed in claim 1, wherein said semiconductor substrate comprises a GaAs substrate.
Claim 8
Dependent Claim 15 words
The method as claimed in claim 1, wherein said Ti-Pt-Au multi-layer is deposited by sputtering.
Claim 9
Dependent Claim 17 words
The method as claimed in claim 1, wherein said Ti-Pt-Au multi-layer is deposited by electron beam evaporation.
Claim 10
Dependent Claim 18 words
The method as claimed in claim 1, wherein said heat treatment is continued for 5 to 60 minutes.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-10-16 1999-04-17 1999-10-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-10-16 2003-04-17 2003-10-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-10-16 2007-04-17 2007-10-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag