← Back to Patent Explorer
US5087950A Expired / Lapsed US ⏱️ 0.0 years remaining

Schottky barrier junction gate field effect transistor

Assignee: NEC Electronics Corp
•
Filing: 1991-02-26
•
Granted: 1992-02-11
•
Expires: 2011-02-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A schottky barrier junction gate type field effect transistor includes a buffer layer formed on a semi-insulating GaAs substrate and including at least an undoped GaAs crystalline layer, a first n-type GaAs crystalline layer of a first carrier concentration formed on the buffer layer, and a second n-type GaAs crystalline layer formed on the first n-type GaAs crystalline layer and having a second carrier concentration which is lower than the first carrier concentration. A gate electrode made of a Schottky barrier metal is formed on the second n-type GaAs crystalline layer, and a pair of ohmic electrodes are formed at opposite sides of the gate electrode separately from the gate electrode. A third n-type GaAs crystalline layer is formed under each of the pair of ohmic electrodes and has a third carrier concentration which is higher than the first carrier concentration, and a fourth n-type GaAs crystalline layer is formed between the third n-type GaAs crystalline layer and a region which is composed of the first and second n-type GaAs crystalline layers. The fourth n-type GaAs crystalline layer has a fourth carrier concentration which is not less than the first carrier concentration, and a thickness corresponding to a total thickness of the first and second n-type GaAs crystalline layers.

Inventors

  • 👤 Fumiaki Katano

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 03:20
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/061; H10D30/0612; H10D30/0616; H10D30/80; H10D30/87; H10D64/00; H10D64/01; H10D64/012; H10D64/0124; H10D64/0125

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 220 words
A Schottky barrier junction gate type field effect transistor which includes a semi-insulating gallium-arsenide (GaAs) substrate, a buffer layer formed on said substrate and including at least an undoped GaAs crystalline layer, a first n-type GaAs crystalline layer having a first carrier concentration and formed on said buffer layer, a second n-type GaAs crystalline layer formed on said first n-type GaAs crystalline layer and having a second carrier concentration which is lower than said first carrier concentration, a gate electrode made of a Schottky barrier metal and formed on said second n-type GaAs crystalline layer, and a pair of ohmic electrodes formed at opposite sides of said gate electrode separately from said gate electrode, the Schottky barrier junction gate type field effect transistor comprising a third n-type GaAs crystalline layer formed under each of said pair of ohmic electrodes and having a third carrier concentration which is higher than said first carrier concentration, and a fourth n-type GaAs crystalline layer formed between said third n-type GaAs crystalline layer and a region which is composed of said first and second n-type GaAs crystalline layers, said fourth n-type GaAs crystalline layer having a fourth carrier concentration which is not less than said first carrier concentration, and a thickness corresponding to a total thickness of said first and second n-type GaAs crystalline layers.
Claim 2
Dependent Claim 220 words
A Schottky barrier junction gate type field effect transistor which includes a semi-insulating gallium-arsenide (GaAs) substrate, a buffer layer formed on said substrate and including at least an undoped GaAs crystalline layer, a first n-type GaAs crystalline layer having a first carrier concentration and formed on said buffer layer, a second n-type GaAs crystalline layer formed on said first n-type GaAs crystalline layer and having a second carrier concentration which is lower than said first carrier concentration, a gate electrode made of a Schottky barrier metal and formed on said second n-type GaAs crystalline layer, and a pair of ohmic electrodes formed at opposite sides of said gate electrode separately from said gate electrode, the Schottky barrier junction gate type field effect transistor comprising a third n-type GaAs crystalline layer formed under each of said pair of ohmic electrodes and having a third carrier concentration which is higher than said first carrier concentration, and a fourth n-type GaAs crystalline layer formed between said third n-type GaAs crystalline layer and a region which is composed of said first and second n-type GaAs crystalline layers, said fourth n-type GaAs crystalline layer having a fourth carrier concentration which is not less than said first carrier concentration, and a thickness corresponding to a total thickness of said first and second n-type GaAs crystalline layers.
Claim 3
Dependent Claim 60 words
A Schottky barrier junction gate type field effect transistor claimed in claim 1 wherein said buffer layer is formed in a three-layer structure composed of a first undoped GaAs crystalline layer formed on said substrate, an undoped AlGaAs crystalline layer formed on first undoped GaAs crystalline layer and a second undoped GaAs crystalline layer formed on the AlGaAs crystalline layer.
Claim 4
Dependent Claim 89 words
A Schottky barrier junction gate type field effect transistor claimed in claim 1 wherein said buffer layer is formed in a three-layer structure composed of a first undoped GaAs crystalline layer formed on said substrate, an undoped intermediate crystalline layer formed on first undoped GaAs crystalline layer and a second undoped GaAs crystalline layer formed on the intermediate crystalline layer, said intermediate crystalline layer being formed of a p-type GaAs crystalline layer, a p-type AlGaAs crystalline layer, or a superlattice layer of GaAs crystalline layers and AlGaAs crystalline layers.
Claim 5
Dependent Claim 26 words
A Schottky barrier junction gate type field effect transistor claimed in claim 1 wherein said buffer layer is formed of a single undoped GaAs crystalline layer.
Claim 6
Dependent Claim 39 words
A Schottky barrier junction gate type field effect transistor claimed in claim 1 wherein said fourth carrier concentration of said fourth n-type GaAs crystalline layer is larger than said first carrier concentration but lower than said third carrier concentration.
Claim 7
Dependent Claim 53 words
A Schottky barrier junction gate type field effect transistor claimed in claim 1 wherein a distance between said gate electrode and a drain side region of said third n-type GaAs crystalline layer is larger than a distance between said gate electrode and a source side region of said third n-type GaAs crystalline layer.
Claim 8
Dependent Claim 65 words
A Schottky barrier junction gate type field effect transistor claimed in claim 1 wherein said first and fourth carrier concentrations are in the range of 2 to 6×10 17 cm -3 , said second carrier concentration is in the range of 3 to 8×10 16 cm -3 , and said third carrier concentration is in the range of 1 to 3×10 18 cm -3 .
Claim 9
Dependent Claim 226 words
A Schottky barrier junction gate type field effect transistor which includes a semi-insulating substrate of a compound semiconductor, a buffer layer formed on said substrate and including at least an undoped crystalline layer of said compound semiconductor, a first crystalline layer of said compound semiconductor having a first conduction type and a first carrier concentration and formed on said buffer layer, a second crystalline layer of said compound semiconductor formed on said first crystalline layer and having a second carrier concentration which is lower than said first carrier concentration, a gate electrode made of a Schottky barrier metal and formed on said second crystalline layer, and a pair of ohmic electrodes formed at opposite sides of said gate electrode separately from said gate electrode, the Schottky barrier junction gate type field effect transistor comprising a third crystalline layer of said compound semiconductor formed under each of said pair of ohomic electrodes and having a third carrier concentration which is higher than said first carrier concentration, and a fourth crystalline layer of said compound semiconductor formed between said third crystalline layer and a region which is composed of said first and second crystalline layers, said fourth crystalline layer having a fourth carrier concentration which is not less than said first carrier concentration, and a thickness corresponding to a total thickness of said first and second crystalline layers.
Claim 10
Dependent Claim 226 words
A Schottky barrier junction gate type field effect transistor which includes a semi-insulating substrate of a compound semiconductor, a buffer layer formed on said substrate and including at least an undoped crystalline layer of said compound semiconductor, a first crystalline layer of said compound semiconductor having a first conduction type and a first carrier concentration and formed on said buffer layer, a second crystalline layer of said compound semiconductor formed on said first crystalline layer and having a second carrier concentration which is lower than said first carrier concentration, a gate electrode made of a Schottky barrier metal and formed on said second crystalline layer, and a pair of ohmic electrodes formed at opposite sides of said gate electrode separately from said gate electrode, the Schottky barrier junction gate type field effect transistor comprising a third crystalline layer of said compound semiconductor formed under each of said pair of ohomic electrodes and having a third carrier concentration which is higher than said first carrier concentration, and a fourth crystalline layer of said compound semiconductor formed between said third crystalline layer and a region which is composed of said first and second crystalline layers, said fourth crystalline layer having a fourth carrier concentration which is not less than said first carrier concentration, and a thickness corresponding to a total thickness of said first and second crystalline layers.

References Cited (Backward Citations)

US4393578A Cited
USH368H Cited
US4636822A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-02-10 1995-08-12 1996-02-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-02-10 1999-08-12 2000-02-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-02-10 2003-08-12 2004-02-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag