← Back to Patent Explorer
US5455064A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for fabricating a substrate with thin film capacitor and insulating plug

Assignee: Fujitsu Ltd
•
Filing: 1993-11-12
•
Granted: 1995-10-03
•
Expires: 2013-11-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A thin-film bypass capacitor is fabricated by forming a plurality of through holes through the thickness of a nonconductive base substrate and filling the through holes with a conductive material to form ground vias and power vias. A sequence of back side metalization layers are applied to the back side surface of the base substrate. A sequence of bottom contact layers are applied to the front side surface of the base substrate. A bottom contact power terminal is formed in the bottom contact layer and is electrically isolated from remaining portions of the bottom contact layers by insulating plugs. A bottom contact metalization layer is applied to the surface of the bottom contact layers and the insulating plugs. A dielectric layer is formed on the surface of the bottom contact metalization layer. A ground metalization via and a power metalization via are formed at the surface of the dielectric layer. A sequence of top contact layers are applied to the surface of the dielectric layer and a front side ground terminal and front side power terminal are formed. A back side ground terminal and a back side power terminal are formed at the back side of the base substrate.

Inventors

  • 👤 William T. Chou
  • 👤 Michael G. Peters
  • 👤 Wen-chou V. Wang
  • 👤 Richard L. Wheeler

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 10:26
CPC Classifications
H; H10; H10W; H10W72/00; H05; H05K; H05K1/00; H05K1/16; H05K1/162; H10W44/00; H10W44/601; H10W70/00; H10W70/60; H10W70/611; H10W70/62; H10W70/63; H10W70/635; H10W70/67; H10W70/68; H10W70/685; H05K1/02; H05K1/11; H05K1/111; H05K1/112; H05K2201/00; H05K2201/03; H05K2201/0302; H05K2201/0317; H05K2201/09; H05K2201/09209; H05K2201/0929; H05K2201/09309; H05K2203/00; H05K2203/03; H05K2203/0315; H10W90/00; H10W90/701; H10W90/721; H10W90/724

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 313 words
A method for forming a thin-film capacitor comprising the steps of: forming a plurality of conductive power and ground vias through a nonconductive substrate; forming a power electrical terminal on a back side of the substrate in contact with one or more of the power vias; forming a ground electrical terminal on a back side of the substrate in contact with one or more of the ground vias; depositing a bottom contact layer on the front side of the substrate in electrical contact with one or more of each of the power and ground vias; forming a bottom contact power terminal by removing a portion of the bottom contact layer that is not adjacent to one or more of the power vias; filling the removed portions of the bottom contact layer with a dielectric material to form one or more insulating plugs; forming a dielectric layer over a portion of the insulating plugs and over a portion of the bottom contact layer which is not adjacent to the bottom contact power terminal, and which is not adjacent to one or more ground via in electrical contact with the ground electrical terminal; forming a front side ground terminal by leaving an opening through the dielectric layer at a location above one or more ground via in electrical contact with the back side ground electrical terminal; forming a front side power terminal by leaving an opening through the dielectric layer at a location above one or more power via in electrical contact with the back side electrical power terminal; depositing a top contact layer over the dielectric layer and the openings in the dielectric layer; and electrically isolating the front side ground terminal from the front side power terminal by removing a portion of the top contact layer not adjacent to one or more ground via in electrical contact with the back side ground terminal.
Claim 2
Independent Claim 313 words
A method for forming a thin-film capacitor comprising the steps of: forming a plurality of conductive power and ground vias through a nonconductive substrate; forming a power electrical terminal on a back side of the substrate in contact with one or more of the power vias; forming a ground electrical terminal on a back side of the substrate in contact with one or more of the ground vias; depositing a bottom contact layer on the front side of the substrate in electrical contact with one or more of each of the power and ground vias; forming a bottom contact power terminal by removing a portion of the bottom contact layer that is not adjacent to one or more of the power vias; filling the removed portions of the bottom contact layer with a dielectric material to form one or more insulating plugs; forming a dielectric layer over a portion of the insulating plugs and over a portion of the bottom contact layer which is not adjacent to the bottom contact power terminal, and which is not adjacent to one or more ground via in electrical contact with the ground electrical terminal; forming a front side ground terminal by leaving an opening through the dielectric layer at a location above one or more ground via in electrical contact with the back side ground electrical terminal; forming a front side power terminal by leaving an opening through the dielectric layer at a location above one or more power via in electrical contact with the back side electrical power terminal; depositing a top contact layer over the dielectric layer and the openings in the dielectric layer; and electrically isolating the front side ground terminal from the front side power terminal by removing a portion of the top contact layer not adjacent to one or more ground via in electrical contact with the back side ground terminal.
Claim 3
Dependent Claim 61 words
The method as recited in claim 1 comprising forming the power terminal and ground terminal on the back side of the substrate by: depositing a back side metalization layer onto the back side surface of the substrate; and removing portions of the back side metalization layer that are not adjacent to one or more of the power and ground vias, respectively.
Claim 4
Dependent Claim 24 words
The method as recited in claim 1 comprising forming the dielectric layer by oxidizing a portion of the surface of the bottom contact layer.
Claim 5
Dependent Claim 26 words
The method as recited in claim 1 comprising forming the dielectric layer by depositing a dielectric material onto selected portions of the bottom contact layer surface.

References Cited (Backward Citations)

US4549927A Cited
US4704368A Cited
US4731695A Cited
US5113314A Cited
US5334804A Cited
US5323520A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-10-02 1999-04-03 1999-10-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-10-02 2003-04-03 2003-10-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-10-02 2007-04-03 2007-10-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag