Patent US5436588A successfully refreshed from Google Patents.
US5436588A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Click/pop free bias circuit
Assignee: National Semiconductor Corp
•
Filing: 1993-12-17
•
Granted: 1995-07-25
•
Expires: 2013-12-17
Abstract
Abstract A bias control circuit and an associated method in an audio output amplifier provide slow turn-on or turn-off operation of a bias voltage generation circuit, using an external bypass capacitor. A slow rate in the turn-on and turn-off operations in such a bias voltage generation circuit prevents click or pop noises. In one embodiment, two bipolar transistors each responsive to the voltage on an external capacitor are provided to gradually increase the voltage of an output node, which can be used to drive the gate terminal of an MOS transistor in the bias voltage generation circuit. Alternatively, in another embodiment, an MOS inverter, which receives as input the voltage on bypass capacitor, is provided to divert current from a conventional bias circuit. The rate at which the MOS inverter diverts current from the conventional bias circuit controls the slew rate in the turn-off operation of the bias current. Adjustment to this slew rate can be accomplished by adjusting the resistance and capacitance values of resistor and bypass capacitor, respectively.
Inventors
- 👤 Parviz Ghaffaripour
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 19:45
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/30; H03F1/305
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
197 words
In an integrated circuit, said integrated circuit being coupled through an external capacitor to a reference voltage, a bias control circuit comprising: a switch; a voltage divider coupled by said switch between a supply voltage source and a ground voltage to selectably charge said external capacitor to a predetermined voltage between the voltage of said supply voltage source and said ground voltage, and discharge said external capacitor to said ground voltage; and a control circuit coupled to said external capacitor, said control circuit providing a voltage or current which changes correspondingly with the rate at which said external capacitor is discharged; wherein said control circuit comprises: a first bipolar transistor having a base terminal coupled to said external capacitor, and a collector terminal coupled to said ground voltage; a second bipolar transistor having a base terminal coupled to an emitter of said first bipolar transistor, a collector terminal coupled to said ground voltage and an emitter terminal for providing an output voltage; and a second switch coupled to receive said output voltage, said second switch being turned off at a rate commensurate with the rate of change of said output voltage when said external capacitor is discharged.
Claim 2
Dependent Claim
197 words
In an integrated circuit, said integrated circuit being coupled through an external capacitor to a reference voltage, a bias control circuit comprising: a switch; a voltage divider coupled by said switch between a supply voltage source and a ground voltage to selectably charge said external capacitor to a predetermined voltage between the voltage of said supply voltage source and said ground voltage, and discharge said external capacitor to said ground voltage; and a control circuit coupled to said external capacitor, said control circuit providing a voltage or current which changes correspondingly with the rate at which said external capacitor is discharged; wherein said control circuit comprises: a first bipolar transistor having a base terminal coupled to said external capacitor, and a collector terminal coupled to said ground voltage; a second bipolar transistor having a base terminal coupled to an emitter of said first bipolar transistor, a collector terminal coupled to said ground voltage and an emitter terminal for providing an output voltage; and a second switch coupled to receive said output voltage, said second switch being turned off at a rate commensurate with the rate of change of said output voltage when said external capacitor is discharged.
Claim 3
Dependent Claim
183 words
In an integrated circuit, said integrated circuit being coupled through an external capacitor to a reference voltage, a bias control circuit comprising: a switch; a voltage divider coupled by said switch between a supply voltage source and a ground voltage to selectably charge said external capacitor to a predetermined voltage between the voltage of said supply voltage source and said ground voltage, and discharge said external capacitor to said ground voltage; and a control circuit coupled to said external capacitor, said control circuit providing a voltage or current which changes correspondingly with the rate at which said external capacitor is discharged; wherein said control circuit comprises: an MOS inverter coupled between said supply voltage and said external capacitor, said MOS inverter receiving an input signal indicating a discharge phase of said external capacitor and providing an output voltage which changes at a rate corresponding to the rate of discharge of said capacitor; and a second switch receiving said output voltage of said MOS inverter for regulating a current which changes at a rate corresponding to said rate of change of said output voltage.
Claim 4
Dependent Claim
183 words
In an integrated circuit, said integrated circuit being coupled through an external capacitor to a reference voltage, a bias control circuit comprising: a switch; a voltage divider coupled by said switch between a supply voltage source and a ground voltage to selectably charge said external capacitor to a predetermined voltage between the voltage of said supply voltage source and said ground voltage, and discharge said external capacitor to said ground voltage; and a control circuit coupled to said external capacitor, said control circuit providing a voltage or current which changes correspondingly with the rate at which said external capacitor is discharged; wherein said control circuit comprises: an MOS inverter coupled between said supply voltage and said external capacitor, said MOS inverter receiving an input signal indicating a discharge phase of said external capacitor and providing an output voltage which changes at a rate corresponding to the rate of discharge of said capacitor; and a second switch receiving said output voltage of said MOS inverter for regulating a current which changes at a rate corresponding to said rate of change of said output voltage.
Claim 5
Dependent Claim
17 words
A bias control circuit as in claim 2, wherein said MOS inverter comprises long channel MOS transistors.
Claim 6
Dependent Claim
212 words
In a bias control circuit of an integrated circuit, said integrated circuit being coupled through an external capacitor to a reference voltage, a method comprising the steps of: providing a switch; coupling a voltage divider through said switch between a supply voltage source and a ground voltage to selectably charge said external capacitor to a predetermined voltage between the voltage of said supply voltage source and said ground voltage, and discharge said external capacitor to said ground voltage; and coupling a control circuit to said external capacitor, said control circuit providing a voltage or current which changes correspondingly with the rate at which said external capacitor is discharged; wherein said step of coupling a control circuit comprises the steps of: coupling a base terminal of a first bipolar transistor to said external capacitor, and a collector terminal of said first bipolar transistor to said ground voltage; coupling a base terminal of a second bipolar transistor to an emitter of said first bipolar transistor, and an emitter terminal of said second bipolar transistor to provide an output voltage; and coupling a second switch to receive said output voltage, said second switch being turned off at a rate commensurate with the rate of change of said output voltage when said external capacitor is discharged.
Claim 7
Dependent Claim
212 words
In a bias control circuit of an integrated circuit, said integrated circuit being coupled through an external capacitor to a reference voltage, a method comprising the steps of: providing a switch; coupling a voltage divider through said switch between a supply voltage source and a ground voltage to selectably charge said external capacitor to a predetermined voltage between the voltage of said supply voltage source and said ground voltage, and discharge said external capacitor to said ground voltage; and coupling a control circuit to said external capacitor, said control circuit providing a voltage or current which changes correspondingly with the rate at which said external capacitor is discharged; wherein said step of coupling a control circuit comprises the steps of: coupling a base terminal of a first bipolar transistor to said external capacitor, and a collector terminal of said first bipolar transistor to said ground voltage; coupling a base terminal of a second bipolar transistor to an emitter of said first bipolar transistor, and an emitter terminal of said second bipolar transistor to provide an output voltage; and coupling a second switch to receive said output voltage, said second switch being turned off at a rate commensurate with the rate of change of said output voltage when said external capacitor is discharged.
Claim 8
Dependent Claim
185 words
In a bias control circuit of an integrated circuit, said integrated circuit being coupled through an external capacitor to a reference voltage, a method comprising the steps of: providing a switch; coupling a voltage divider through said switch between a supply voltage source and a ground voltage to selectably charge said external capacitor to a predetermined voltage between the voltage of said supply voltage source and said ground voltage, and discharge said external capacitor to said ground voltage; and coupling a control circuit to said external capacitor, said control circuit providing a voltage or current which changes correspondingly with the rate at which said external capacitor is discharged; wherein said step of coupling a control circuit comprises the steps of: coupling an MOS inverter between said supply voltage and said external capacitor, said MOS inverter receiving an input signal indicating a discharge phase of said external capacitor and providing an output voltage which changes at a rate corresponding to the rate of discharge of said capacitor; and regulating a current which changes at a rate corresponding to said rate of change of said output voltage.
Claim 9
Dependent Claim
185 words
In a bias control circuit of an integrated circuit, said integrated circuit being coupled through an external capacitor to a reference voltage, a method comprising the steps of: providing a switch; coupling a voltage divider through said switch between a supply voltage source and a ground voltage to selectably charge said external capacitor to a predetermined voltage between the voltage of said supply voltage source and said ground voltage, and discharge said external capacitor to said ground voltage; and coupling a control circuit to said external capacitor, said control circuit providing a voltage or current which changes correspondingly with the rate at which said external capacitor is discharged; wherein said step of coupling a control circuit comprises the steps of: coupling an MOS inverter between said supply voltage and said external capacitor, said MOS inverter receiving an input signal indicating a discharge phase of said external capacitor and providing an output voltage which changes at a rate corresponding to the rate of discharge of said capacitor; and regulating a current which changes at a rate corresponding to said rate of change of said output voltage.
Claim 10
Dependent Claim
27 words
A method as in claim 5, wherein said step of coupling an MOS inverter comprises the step of providing long channel MOS transistors in said MOS inverter.
References Cited (Backward Citations)
US3760191A
Cited
US3987317A
Cited
US4035669A
Cited
US4115748A
Cited
US4246499A
Cited
US4521705A
Cited
US4783607A
Cited
US5149988A
Cited
US5305259A
Cited
US5128553A
Cited
US5331209A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-07-24 | 1999-01-23 | 1999-07-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-07-24 | 2003-01-23 | 2003-07-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-07-24 | 2007-01-23 | 2007-07-25 | $7700.00 | Window Closed / Lapsed |