US4115748A
Expired / Lapsed
US
⏱️ 0.0 years remaining
MOS IC Oscillation circuit
Assignee: Toshiba Corp
•
Filing: 1977-03-17
•
Granted: 1978-09-19
•
Expires: 1997-03-17
Abstract
Abstract A MOS IC oscillation circuit comprising a circuit including a MOS FET and a resistor connected in series between a power source and ground, a capacitor one end of which is connected to the junction between both said components and the other end is connected to said power source or the ground, and a Schmitt trigger circuit receiving an input signal from the junction and produces an output signal which controls "on-off" operation of the MOS FET.
Inventors
- 👤 Daijiro Kubo
- 👤 Masaru Hashimoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 18:50
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/027; H03K3/03; H03K3/353; H03K3/354
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
241 words
A complementary MOS IC oscillation circuit comprising: a power source having a first terminal of a first potential and a second terminal of a second potential; a series circuit including an active circuit having a control terminal and a first resistor means which are connected in series to each other to form a junction and said series connected between the first and second terminals of said power source with said active circuit being connected to said first terminal and said first resistor means being connected to said second terminal; a Schmitt trigger circuit including cascade-connected first and second complementary MOS inverters each comprising complementary MOS FET's, a second resistor means provided between the junction of said active circuit and first resistor means and the input of said first complementary MOS inverter, and a third resistor means provided between the output of said second complementary MOS inverter and the input of said first complementary MOS inverter, said Schmitt trigger circuit adapted to receive an input signal from said junction between said active circuit and first resistor means and to provide an output signal to the control terminal of said active circuit for controlling the ON-OFF operation of said active circuit; and a capacitor means one end of which is connected to said junction between said active circuit and first resistor means and the other end of which is connected to either one of the first and second terminals of said power source.
Claim 2
Dependent Claim
241 words
A complementary MOS IC oscillation circuit comprising: a power source having a first terminal of a first potential and a second terminal of a second potential; a series circuit including an active circuit having a control terminal and a first resistor means which are connected in series to each other to form a junction and said series connected between the first and second terminals of said power source with said active circuit being connected to said first terminal and said first resistor means being connected to said second terminal; a Schmitt trigger circuit including cascade-connected first and second complementary MOS inverters each comprising complementary MOS FET's, a second resistor means provided between the junction of said active circuit and first resistor means and the input of said first complementary MOS inverter, and a third resistor means provided between the output of said second complementary MOS inverter and the input of said first complementary MOS inverter, said Schmitt trigger circuit adapted to receive an input signal from said junction between said active circuit and first resistor means and to provide an output signal to the control terminal of said active circuit for controlling the ON-OFF operation of said active circuit; and a capacitor means one end of which is connected to said junction between said active circuit and first resistor means and the other end of which is connected to either one of the first and second terminals of said power source.
Claim 3
Dependent Claim
52 words
A complementary MOS IC oscillation circuit according to claim 1, in which said first potential of the first terminal is higher than said second potential of the second terminal, said active circuit is a p-channel type MOS FET, and said other end of said capacitor means is connected to said first terminal.
Claim 4
Dependent Claim
52 words
A complementary MOS IC oscillation circuit according to claim 1, in which said first potential of the first terminal is higher than said second potential of the second terminal, said active circuit is a p-channel type MOS FET, and said other end of said capacitor means is connected to said second terminal.
Claim 5
Dependent Claim
52 words
A complementary MOS IC oscillation circuit according to claim 1, in which said first potential of the first terminal is lower than said second potential of the second terminal, said active circuit is an n-channel type MOS FET, and said other end of said capacitor means is connected to said first terminal.
Claim 6
Dependent Claim
52 words
A complementary MOS IC oscillation circuit according to claim 1, in which said first potential of the first terminal is lower than said second potential of the second terminal, said active circuit is an n-channel type MOS FET, and said other end of said capacitor means is connected to said second terminal.
Claim 7
Dependent Claim
104 words
A complementary MOS IC oscillation circuit according to claim 1, in which said first potential of the first terminal is higher than said second potential of the second terminal, said active circuit includes an NPN type transistor having a collector and emitter connected to said first terminal and to said junction respectively, a third inverter formed of complementary MOS FET's, said third inverter having its input terminal connected to an output terminal of said Schmitt trigger circuit and its output terminal connected to the base of said NPN type transistor, and said other end of said capacitor means is connected to said first terminal.
Claim 8
Dependent Claim
102 words
A complementary MOS IC oscillation circuit according to claim 1, in which said first potential of the first terminal is higher than said second potential of the second terminal, said active circuit includes an NPN type transistor connected between said first terminal and said junction, said oscillation circuit further having a third inverter formed of complementary MOS FET's, said third inverter having its input terminal connected to an output terminal of said Schmitt trigger circuit and its output terminal connected to the base of said NPN type transistor, and said other end of said capacitor means is connected to said second terminal.
Claim 9
Dependent Claim
102 words
A complementary MOS IC oscillation circuit according to claim 1, in which said first potential of the first terminal is lower than said second potential of the second terminal, said active circuit includes a PNP type transistor connected between said first terminal and said junction, said oscillation circuit further having a third inverter formed of complementary MOS FET's, said third inverter having its input terminal connected to an output terminal of said Schmitt trigger circuit and its output terminal connected to the base of said PNP type transistor, and said other end of said capacitor means is connected to said first terminal.
Claim 10
Dependent Claim
102 words
A complementary MOS IC oscillation circuit according to claim 1, in which said first potential of the first terminal is lower than said second potential of the second terminal, said active circuit includes a PNP type transistor connected between said first terminal and said junction, said oscillation circuit further having a third inverter formed of complementary MOS FET's said third inverter having its input terminal connected to an output terminal of said Schmitt trigger circuit and its output terminal connected to the base of said PNP type transistor, and said other end of said capacitor means is connected to said second terminal.
References Cited (Backward Citations)
US4023122A
Cited
US4001722A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-09-18 | 1982-03-20 | 1982-09-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-09-18 | 1986-03-20 | 1986-09-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-09-18 | 1990-03-20 | 1990-09-19 | $7700.00 | Window Closed / Lapsed |