Patent US5414820A successfully refreshed from Google Patents.
US5414820A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Crossing transfers for maximizing the effective bandwidth in a dual-bus architecture
Assignee: Nexgen Inc
•
Filing: 1994-03-21
•
Granted: 1995-05-09
•
Expires: 2014-03-21
Abstract
Abstract A dual-bus architecture that includes a high-speed system bus, called the NexBus (20), and a slower peripheral bus, called the alternate bus or AB (25). The NexBus and AB are coupled by control logic (45) which includes an arbiter (50) and an alternate bus interface (ABI) (60). The ABI is treated as a master for both the NexBus and the AB. While it would be possible to have the adapter always request the AB (which also requires the NexBus), that would slow down NexBus operations to the bandwidth of the AB. This problem is avoided by providing two request lines for each adapter, -NREQ (NexBus only) and -AREQ (both buses), having the adapter normally assert -NREQ first. However, if the addressed device is on the AB, the ABI automatically detects this fact and attempts to do a crossing transfer to the AB, even though the request was for the NexBus only. If the ABI is unable to do the crossing transfer because the AB was busy, the ABI automatically causes the NexBus adapter to retry the request using the -AREQ line. Thus the slower AB is only accessed when actually necessary.
Inventors
- 👤 Harold L. McFarland
- 👤 Allen P. Ho
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 02:46
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; G06F13/362; G06F13/364; G06F13/38; G06F13/40; G06F13/4004; G06F13/4027; G06F13/4031
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
198 words
A bus interface unit for a computer system having at least a first bus and a second bus, wherein the architecture of said first bus supports coupling to a first bus master for generating a first bus transfer, said first bus transfer including an address, said architecture having a first bus control signal selectively indicating said first bus transfer is claimed by a device addressed by said address, said bus interface unit comprising: bidirectional first bus interface logic coupled to said first bus; bidirectional second bus interface logic coupled to said second bus; a bidirectional path coupled between said first bus interface logic and said second bus interface logic; address mapping logic having programmable storage for first bus configuration data for a plurality of address regions to permit said address regions to be associated with said first bus; and control logic means, coupled to said first and second bus interface logic, for enabling a crossing transfer from said first bus to said second bus without waiting for assertion of said first bus control signal if said address of said first bus transfer is not mapped to one of said address regions that is associated with said first bus.
Claim 2
Dependent Claim
23 words
The bus interface unit of claim 1, wherein the architecture of said second bus has a passive protocol for terminating a bus transfer.
Claim 3
Dependent Claim
61 words
The bus interface unit of claim 1, wherein: the architecture of said first bus has a multimaster arbitration protocol; and said bus interface unit further comprises a buffer, coupled to said path, for storing said first bus transfer, such that said first bus can immediately perform other operations while said bus interface unit completes said crossing transfer on said second bus.
Claim 4
Dependent Claim
76 words
The bus interface unit of claim 1, wherein: the architecture of said first bus has a multimaster arbitration protocol; the architecture of said second bus has a passive protocol for terminating a bus transfer; and said bus interface unit further comprises a buffer, coupled to said path, for storing said first bus transfer, such that said first bus can immediately perform other operations while said bus interface unit completes said crossing transfer on said second bus.
Claim 5
Dependent Claim
16 words
The bus interface unit of claim 1, wherein said address mapping logic includes a map RAM.
Claim 6
Dependent Claim
282 words
A bus interface unit for a computer system having at least a first bus and a second bus, wherein the architecture of said first bus has a multimaster arbitration protocol and supports coupling to a first bus master for generating a first bus transfer, said first bus transfer including an address, said architecture having a first bus control signal selectively indicating said first bus transfer is claimed by a device addressed by said address, and wherein said second bus has a passive protocol for terminating transfers on said second bus and supports coupling to a second bus master for generating a second bus transfer, said second bus transfer including a second address, said bus interface unit comprising: bidirectional first bus interface logic coupled to said first bus; bidirectional second bus interface logic coupled to said second bus; a bidirectional path coupled between said first bus interface logic and said second bus interface logic; address mapping logic having programmable storage for first bus configuration data for a plurality of address regions to permit said address regions to be associated with said first bus; and control logic means, coupled to said first and second bus interface logic, for enabling a first type of crossing transfer from said first bus to said second bus over said path if said first bus control signal is not asserted within a predefined waiting period after said first bus master initiates said first bus transfer, and for enabling a second type of crossing transfer from said second bus to said first bus over said path if said second address of said second bus transfer is mapped to one of said address regions that is associated with said first bus.
Claim 7
Dependent Claim
22 words
The bus interface unit of claim 6, wherein at least some of said address regions have different block sizes among said regions.
Claim 8
Dependent Claim
64 words
The bus interface unit of claim 6, wherein said control logic means enables said first type of crossing transfer from said first bus to said second bus over said path without waiting for assertion of said first bus control signal if said address of said first bus transfer is not mapped to one of said address regions that is associated with said first bus.
Claim 9
Dependent Claim
37 words
The bus interface unit of claim 6, wherein said computer system includes I/O, conventional memory, and extended memory and wherein said plurality of address regions include separate address regions for said I/O, conventional memory, and extended memory.
Claim 10
Dependent Claim
37 words
The bus interface unit of claim 6, wherein said computer system includes I/O, conventional memory, and extended memory and wherein said plurality of address regions include separate addres regions for said I/O, conventional memory, and extended memory.
Claim 11
Dependent Claim
16 words
The bus interface unit of claim 6, wherein said address mapping logic includes a map RAM.
Claim 12
Dependent Claim
192 words
A bus interface unit for a computer system having at least a first bus and a second bus wherein said second bus has a passive protocol for terminating transfers on said second bus and supports coupling to a second bus master for generating a second bus transfer, said second bus transfer including a second address, said bus interface unit comprising: bidirectional first bus interface logic coupled to said first bus; bidirectional second bus interface logic coupled to said second bus; a bidirectional path coupled between said first bus interface logic and said second bus interface logic; address mapping logic having programmable storage for first bus configuration data for a plurality of address regions to permit said address regions to be associated with said first bus, said address regions including explicit memory ranges corresponding to video memory and BIOS extensions; and control logic means, coupled to said first and second bus interface logic, for enabling a crossing transfer from said second bus to said first bus over said path if said second address of said second bus transfer is mapped to one of said address regions that is associated with said first bus.
Claim 13
Dependent Claim
192 words
A bus interface unit for a computer system having at least a first bus and a second bus wherein said second bus has a passive protocol for terminating transfers on said second bus and supports coupling to a second bus master for generating a second bus transfer, said second bus transfer including a second address, said bus interface unit comprising: bidirectional first bus interface logic coupled to said first bus; bidirectional second bus interface logic coupled to said second bus; a bidirectional path coupled between said first bus interface logic and said second bus interface logic; address mapping logic having programmable storage for first bus configuration data for a plurality of address regions to permit said address regions to be associated with said first bus, said address regions including explicit memory ranges corresponding to video memory and BIOS extensions; and control logic means, coupled to said first and second bus interface logic, for enabling a crossing transfer from said second bus to said first bus over said path if said second address of said second bus transfer is mapped to one of said address regions that is associated with said first bus.
Claim 14
Dependent Claim
37 words
The bus interface unit of claim 12, wherein said computer system includes I/O, conventional memory, and extended memory and wherein said plurality of address regions include separate address regions for said I/O, conventional memory, and extended memory.
Claim 15
Dependent Claim
16 words
The bus interface unit of claim 12, wherein said address mapping logic includes a map RAM.
Claim 16
Dependent Claim
188 words
A bus interface unit for a computer system having at least a first bus and a second bus, wherein said second bus has a passive protocol for terminating transfers on said second bus and supports coupling to a second bus master for generating a second bus transfer, said second bus transfer including a second address, said bus interface unit comprising: bidirectional first bus interface logic coupled to said first bus; bidirectional second bus interface logic coupled to said second bus; a bidirectional path coupled between said first bus interface logic and said second bus interface logic; address mapping logic having programmable storage for first bus configuration data for a plurality of address regions to permit said address regions to be associated with said first bus, said address regions differing in block size among said regions; and control logic means, coupled to said first and second bus interface logic, for enabling a crossing transfer from said second bus to said first bus over said path if said second address of said second bus transfer is mapped to one of said address regions that is associated with said first bus.
Claim 17
Dependent Claim
188 words
A bus interface unit for a computer system having at least a first bus and a second bus, wherein said second bus has a passive protocol for terminating transfers on said second bus and supports coupling to a second bus master for generating a second bus transfer, said second bus transfer including a second address, said bus interface unit comprising: bidirectional first bus interface logic coupled to said first bus; bidirectional second bus interface logic coupled to said second bus; a bidirectional path coupled between said first bus interface logic and said second bus interface logic; address mapping logic having programmable storage for first bus configuration data for a plurality of address regions to permit said address regions to be associated with said first bus, said address regions differing in block size among said regions; and control logic means, coupled to said first and second bus interface logic, for enabling a crossing transfer from said second bus to said first bus over said path if said second address of said second bus transfer is mapped to one of said address regions that is associated with said first bus.
Claim 18
Dependent Claim
37 words
The bus interface unit of claim 15, wherein said computer system includes I/O, conventional memory, and extended memory and wherein said plurality of address regions include separate addres regions for said I/O, conventional memory, and extended memory.
Claim 19
Dependent Claim
16 words
The bus interface unit of claim 15, wherein said address mapping logic includes a map RAM.
Claim 20
Dependent Claim
319 words
A bus interface unit for a computer system having at least a first bus and a second bus, wherein the architecture of said first bus has a multimaster arbitration protocol and supports coupling to a first bus master for generating a first bus transfer, said first bus including an address, said architecture having a first bus control signal selectively indicating said first bus transfer is claimed by a device addressed by said address, and wherein said second bus has a passive protocol for terminating transfers on said second bus and supports coupling to a second bus master for generating a second bus transfer, said second bus transfer including a second address, said bus interface unit comprising: bidirectional first bus interface logic coupled to said first bus; bidirectional second bus interface logic coupled to said second bus; a bidirectional path coupled between said first bus interface logic and said second bus interface logic; address mapping logic having programmable storage for first bus configuration data for a plurality of address regions to permit said address regions to be associated with said first bus; control logic means, coupled to said first and second bus interface logic, for enabling a first type of crossing transfer from said first bus to said second bus over said path if said first bus control signal is not asserted within a predefined waiting period after said first bus master initiates said first bus transfer, and for enabling a second type of crossing transfer from said second bus to said first bus over said path if said second address of said second bus transfer is mapped to one of said address regions that is associated with said first bus; and a buffer, coupled to said path, for storing said first bus transfer, such that said first bus can immediately perform other operations while said bus interface unit completes said first type of crossing transfer on said second bus.
Claim 21
Dependent Claim
37 words
The bus interface unit of claim 18, wherein said computer system includes I/O, conventional memory, and extended memory and wherein said plurality of address regions include separate address regions for said I/O, conventional memory, and extended memory.
Claim 22
Dependent Claim
327 words
A bus interface unit for a computer system having at least a first bus and a second bus, wherein the architecture of said first bus has a multimaster arbitration protocol and supports coupling to a first bus master for generating a first bus transfer, said first bus transfer including an address, said architecture having a first bus control signal selectively indicating said first bus transfer is claimed by a device addressed by said address, and wherein said second bus has a passive protocol for terminating transfers on said second bus and supports coupling to a second bus master for generating a second bus transfer, said second bus transfer including a second address, said bus interface unit comprising: bidirectional first bus interface logic coupled to said first bus; bidirectional second bus interface logic coupled to said second bus; a bidirectional path coupled between said first bus interface logic and said second bus interface logic; address mapping logic having programmable storage for first bus configuration data for a plurality of address regions to permit said address regions to be associated with said first bus; control logic means, coupled to said first and second bus interface logic, for enabling a first type of crossing transfer from said first bus to said second bus without waiting for assertion of said first bus control signal, if said address of said first bus transfer is not mapped to one of said address regions that is associated with said first bus, and for enabling a second type of crossing transfer from said second bus to said first bus over said path if said second address of said second bus transfer is mapped to one of said address regions that is associated with said first bus; and a buffer, coupled to said path, for storing said first bus transfer, such that said first bus can immediately perform other operations while said bus interface unit completes said first type of crossing transfer on said second bus.
Claim 23
Dependent Claim
16 words
The bus interface unit of claim 20, wherein said address mapping logic includes a map RAM.
References Cited (Backward Citations)
US3815099A
Cited
US3710324A
Cited
US4449183A
Cited
US4736124A
Cited
US4481625A
Cited
US4595923A
Cited
US4519034A
Cited
US4814974A
Cited
US4535448A
Cited
US4941086A
Cited
US4752872A
Cited
US4648029A
Cited
US4695948A
Cited
US4760515A
Cited
US4975838A
Cited
US4785394A
Cited
US4837682A
Cited
US4953072A
Cited
US4982321A
Cited
US5142672A
Cited
US5081576A
Cited
US4979099A
Cited
US5083259A
Cited
US5077733A
Cited
US5088028A
Cited
US5072369A
Cited
US5060139A
Cited
US5083258A
Cited
US5191657A
Cited
US5072363A
Cited
US5146596A
Cited
US5124981A
Cited
US5125093A
Cited
US5289583A
Cited
US5253348A
Cited
US5274763A
Cited
US5195089A
Cited
US5237695A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-05-08 | 1998-11-07 | 1999-05-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-05-08 | 2002-11-07 | 2003-05-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-05-08 | 2006-11-07 | 2007-05-09 | $7700.00 | Window Closed / Lapsed |