← Back to Patent Explorer
US5409853A Expired / Lapsed US ⏱️ 0.0 years remaining

Process of making silicided contacts for semiconductor devices

Assignee: International Business Machines Corp
•
Filing: 1994-05-20
•
Granted: 1995-04-25
•
Expires: 2014-05-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A contact for a semiconductor device is provided by depositing a layer of palladium on a silicon substrate, causing the palladium to react with the substrate for forming palladium silicide, removing unreacted palladium from the substrate, forming doped silicon on the palladium silicide and substrate, causing the silicon to be transported through the palladium silicide for recrystallizing on the substrate for forming epitaxially recrystallized silicon regions on the substrate and lifting the palladium silicide above the epitaxially recrystallized silicon regions for forming a silicided contact therefor, and removing the doped silicon from the substrate.

Inventors

  • 👤 Anthony J. Yu

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 06:10
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/027; H10D30/0275; H10D62/00; H10D62/80; H10D62/83; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0112; H10D64/0113; H10D64/60; H10D64/62; Y; Y10; Y10S; Y10S148/00; Y10S148/019; Y10S148/147; Y10S148/154

Claims Analysis

Total Claims: 19
Claim 1
Independent Claim 194 words
A process for fabricating a semiconductor device having raised source and drain regions, comprising the steps of: (a) providing a silicon substrate; (b) forming a gate on said substrate, said gate having junction surfaces comprising said silicon substrate adjacent thereto; (c) forming sidewall spacers on sidewalls of said gate; (d) depositing a layer of palladium on said sidewall spacers, gate and substrate; (e) causing said palladium to react with said junction surfaces for forming palladium silicide, said sidewall spacers insulating said gate from said palladium silicide; (f) removing unreacted palladium from said sidewall spacers, gate and substrate; (g) forming doped silicon on said sidewall spacers, gate, palladium silicide and substrate; (h) causing said doped silicon to be transported through said palladium silicide for recrystallizing on said junction surfaces for forming raised source and drain regions, said sidewall spacers insulating said gate from said raised source and drain regions, and said palladium silicide being lifted above said raised source and drain regions and forming silicided contacts therefor; and (i) removing said doped silicon from said sidewall spacers, gate and substrate, wherein said doped silicon which is recrystallized on said junction surfaces is not removed therefrom.
Claim 2
Dependent Claim 194 words
A process for fabricating a semiconductor device having raised source and drain regions, comprising the steps of: (a) providing a silicon substrate; (b) forming a gate on said substrate, said gate having junction surfaces comprising said silicon substrate adjacent thereto; (c) forming sidewall spacers on sidewalls of said gate; (d) depositing a layer of palladium on said sidewall spacers, gate and substrate; (e) causing said palladium to react with said junction surfaces for forming palladium silicide, said sidewall spacers insulating said gate from said palladium silicide; (f) removing unreacted palladium from said sidewall spacers, gate and substrate; (g) forming doped silicon on said sidewall spacers, gate, palladium silicide and substrate; (h) causing said doped silicon to be transported through said palladium silicide for recrystallizing on said junction surfaces for forming raised source and drain regions, said sidewall spacers insulating said gate from said raised source and drain regions, and said palladium silicide being lifted above said raised source and drain regions and forming silicided contacts therefor; and (i) removing said doped silicon from said sidewall spacers, gate and substrate, wherein said doped silicon which is recrystallized on said junction surfaces is not removed therefrom.
Claim 3
Dependent Claim 39 words
A process according to claim 1, wherein step (g) comprises depositing silicon on said sidewall spacers, gate, palladium silicide and substrate, and implanting said silicon with dopant, whereby said palladium silicide blocks introduction of said dopant into said substrate.
Claim 4
Dependent Claim 24 words
A process according to claim 1, wherein said gate comprises a gate oxide film, a polysilicon layer, a silicide layer and an insulating layer.
Claim 5
Dependent Claim 22 words
A process according to claim 1, wherein step (c) of forming sidewall spacers comprises chemical vapor deposition and etching of silicon nitride.
Claim 6
Dependent Claim 17 words
A process according to claim 1, wherein said sidewall spacers have a thickness of approximately 20-30 nm.
Claim 7
Dependent Claim 22 words
A process according to claim 1, further comprising the step of preparing said junction surfaces for deposition of palladium before step (d).
Claim 8
Dependent Claim 31 words
A process according to claim 6, wherein said junction surfaces are prepared by dipping said device in 40:1 water:buffered HF, rinsing said device in water and drying said device with isopropanol.
Claim 9
Dependent Claim 18 words
A process according to claim 1, wherein said layer of palladium has a thickness of approximately 15 nm.
Claim 10
Dependent Claim 11 words
A process according to claim 1, wherein step (d) comprises sputtering.
Claim 11
Dependent Claim 29 words
A process according to claim 9, wherein said sputtering is conducted at approximately 600 watts power in an argon gas, at a sputtering gas pressure of approximately 6 mTorr.
Claim 12
Dependent Claim 13 words
A process according to claim 1, wherein step (e) comprises low temperature annealing.
Claim 13
Dependent Claim 12 words
A process according to claim 1, wherein step (f) comprises wet etching.
Claim 14
Dependent Claim 21 words
A process according to claim 12, wherein said wet etching is conducted in a 1:10:10 HCl:HNO 3 :CH 3 COOH solution.
Claim 15
Dependent Claim 11 words
A process according to claim 1, wherein step (h) comprises annealing.
Claim 16
Dependent Claim 15 words
A process according to claim 14, wherein said annealing is conducted at approximately 600° C.
Claim 17
Dependent Claim 29 words
A process according to claim 1, further comprising the step of causing outdiffusion of dopants from said raised source and drain regions into said substrate for forming outdiffused junctions.
Claim 18
Dependent Claim 20 words
A process according to claim 16, wherein said step of causing outdiffusion of dopants comprises a high temperature diffusion process.
Claim 19
Dependent Claim 13 words
A process according to claim 1, wherein step (i) comprises reactive ion etching.

References Cited (Backward Citations)

US4072545A Cited
US4174521A Cited
US4682587A Cited
US4682409A Cited
US4929992A Cited
JPS62150846A Cited
JPH0242719A Cited
US4998150A Cited
US5079180A Cited
US4948745A Cited
US5118639A Cited
US5168072A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-04-24 1998-10-24 1999-04-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-04-24 2002-10-24 2003-04-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-04-24 2006-10-24 2007-04-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag