Patent US5366924A successfully refreshed from Google Patents.
US5366924A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing an integrated circuit including planarizing a wafer
Assignee: Nokia Bell Labs
•
Filing: 1992-03-16
•
Granted: 1994-11-22
•
Expires: 2012-03-16
Abstract
Abstract A process for planarizing a bonded wafer. The wafer has a layer of exposed oxide thereon which acts as a reference for the grinding and polishing of the wafer. The resulting ground and polished wafer has a thinned, substantially planar, working layer for subsequent fabrication of transistors, etc.
Inventors
- 👤 William G. Easter
- 👤 Richard H. Shanaman, III
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 10:30
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10P90/1914; H10P52/00; H10P52/40; H10P52/402; H10W; H10W10/00; H10W10/10; H10W10/181; Y; Y10; Y10S; Y10S148/00; Y10S148/012; Y10S438/00; Y10S438/977
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
133 words
A method of making an integrated circuit, CHARACTERIZED BY THE STEPS OF: forming on first and second major surfaces of a handle wafer corresponding first and second oxide layers; bonding a working wafer to the handle wafer to form a bonded wafer, wherein the working wafer, handle wafer and first and second oxide layers become in the bonded wafer a working layer, a handle layer, the first oxide layer between the working layer and the handle layer, and the second oxide layer being an exposed oxide layer, respectively; and polishing both major surfaces of the bonded wafer to thin the working layer to a specified thickness using the second oxide layer as a planar reference so as to form a substantially planar wafer; wherein the second oxide layer remains after the polishing step.
Claim 2
Independent Claim
133 words
A method of making an integrated circuit, CHARACTERIZED BY THE STEPS OF: forming on first and second major surfaces of a handle wafer corresponding first and second oxide layers; bonding a working wafer to the handle wafer to form a bonded wafer, wherein the working wafer, handle wafer and first and second oxide layers become in the bonded wafer a working layer, a handle layer, the first oxide layer between the working layer and the handle layer, and the second oxide layer being an exposed oxide layer, respectively; and polishing both major surfaces of the bonded wafer to thin the working layer to a specified thickness using the second oxide layer as a planar reference so as to form a substantially planar wafer; wherein the second oxide layer remains after the polishing step.
Claim 3
Dependent Claim
31 words
The method of making an integrated circuit as recited in claim 1, further characterized by the step of: grinding the bonded wafer to a specified thickness prior to the polishing thereof.
Claim 4
Dependent Claim
34 words
The method of making an integrated circuit as recited in claim 2, wherein the polishing step uses an etchant that selectively removes the material of the working layer relative to the second oxide layer.
Claim 5
Dependent Claim
25 words
The method of making an integrated circuit as recited in claim 3, further characterized by the step of: removing the second oxide layer after polishing.
Claim 6
Dependent Claim
24 words
The method of making an integrated circuit as recited in claim 4, wherein the working layer and the handle layer are comprised of silicon.
Claim 7
Independent Claim
109 words
A method of making an integrated circuit on an semiconductor wafer having first and second major surfaces, a working layer, a handle layer, a first oxide layer disposed between the working and handle layers, the working layer and the handle layer forming the first and second major surfaces of the wafer, respectively; CHARACTERIZED BY THE STEPS OF: forming a second oxide layer on the second major surface of the semiconductor wafer; and polishing the wafer, on both major surfaces thereof, to a specified thickness using the second oxide layer as a planar reference, to form a substantially planar wafer; wherein the second oxide layer remains after the polishing step.
Claim 8
Independent Claim
109 words
A method of making an integrated circuit on an semiconductor wafer having first and second major surfaces, a working layer, a handle layer, a first oxide layer disposed between the working and handle layers, the working layer and the handle layer forming the first and second major surfaces of the wafer, respectively; CHARACTERIZED BY THE STEPS OF: forming a second oxide layer on the second major surface of the semiconductor wafer; and polishing the wafer, on both major surfaces thereof, to a specified thickness using the second oxide layer as a planar reference, to form a substantially planar wafer; wherein the second oxide layer remains after the polishing step.
Claim 9
Dependent Claim
30 words
The method of making an integrated circuit as recited in claim 6, further characterized by the step of: grinding the wafer to a specified thickness prior to the polishing step.
Claim 10
Dependent Claim
34 words
The method of making an integrated circuit as recited in claim 7, wherein the polishing step uses an etchant that selectively removes the material of the working layer relative to the second oxide layer.
Claim 11
Dependent Claim
27 words
The method of making an integrated circuit as recited in claim 8, further characterized by the step of: removing the polished second oxide layer on the wafer.
Claim 12
Dependent Claim
24 words
The method of making an integrated circuit as recited in claim 9, wherein the working layer and the handle layer are comprised of silicon.
References Cited (Backward Citations)
US4888304A
Cited
US4980308A
Cited
US4851078A
Cited
US4983538A
Cited
US4962056A
Cited
JPH01215041A
Cited
US4878957A
Cited
US5028558A
Cited
US5096854A
Cited
US4973563A
Cited
EP0352801A2
Cited
US4883215A
Cited
US5071785A
Cited
US5032544A
Cited
US5110428A
Cited
EP0464837A2
Cited
JPH0465126A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-11-21 | 1998-05-23 | 1998-11-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-11-21 | 2002-05-23 | 2002-11-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-11-21 | 2006-05-23 | 2006-11-22 | $7700.00 | Window Closed / Lapsed |