System for translation of virtual to physical addresses by operating memory management processor for calculating location of physical address in memory concurrently with cache comparing virtual addresses for translation

Claim 2

A memory access unit for controlling access to a memory by a data processing unit of a digital computer system, said data processing unit providing a plurality of virtual addresses to said memory access unit and said memory access unit providing a corresponding plurality of physical addresses to said memory, said memory having a plurality of memory locations, each of said memory locations storing one of the plurality of physical addresses, said memory access unit comprising: a translation buffer including: a) a translation buffer cache of previously converted virtual addresses and corresponding physical addresses, b) means for comparing a current virtual address to the translation buffer cache of previously converted virtual addresses and delivering one of a miss and hit signal in response to respectively detecting an absence and presence of a match between the current virtual address and one of said previously converted virtual addresses, and c) means responsive to receiving said hit signal for delivering to said memory the physical address from said translation buffer cache corresponding to the current virtual address; and a memory management processor for updating said translation buffer cache in response to receiving said miss signal, said memory management processor including: a) means for calculating a memory address of one of said memory locations containing the physical address corresponding to said current virtual address, b) means for retrieving the physical address corresponding to said current virtual address from the memory using the calculated memory address from the means for calculating, and c) means for storing in said translation buffer cache the retrieved physical address in correspondence with said current virtual address; wherein said translation buffer and said means for calculating are interconnected for receiving and operating concurrently upon a same virtual address from the data processing unit so that said means for calculating performs the calculation of the memory address of the memory location containing the physical address concurrently with the translation buffer performing the comparing of the current virtual address to the translation buffer cache of previously converted virtual addresses.

Claim 3

The memory access unit as claimed in claim 1, wherein said memory includes system and process memory sections, said means for calculating includes means for differentiating between a system virtual address and a process virtual address, and said means for retrieving includes means for delivering the calculated memory address of a system virtual address to said memory and delivering the calculated memory address of a process virtual address to said translation buffer.

Claim 4

The memory access unit as claimed in claim 2, wherein said means for calculating includes means for comparing the system virtual address to a predefined first limit and delivering a fault signal to said data processing unit in response to the system virtual address exceeding said predefined first limit, and means for comparing the process virtual address to a predefined second limit and delivering a fault signal to said data processing unit in response to the process virtual address exceeding said predefined second limit.

Claim 5

(Amended) The memory access unit as claimed in claim 1, wherein said means for calculating includes means for comparing the current virtual address to a predetermined limit and delivering a fault signal to said data processing unit in response to the current virtual address exceeding said predetermined limit.

Claim 6

The memory access unit as claimed in claim 1, wherein said data processing unit includes means for performing multi-precision operations upon data retrieved sequentially from memory in a predefined sequence, said means for calculating includes an arithmetic unit, and said memory access unit includes means for operating said arithmetic unit for sequentially producing the memory addresses in said sequence one at a time in response to receiving said hit signal.

Claim 7

The memory access unit as claimed in claim 1, wherein said memory access unit includes a state machine controlling said means for calculating, said means for retrieving, and said means for storing.

Claim 8

A memory management processor for controlling conversion of a plurality of virtual addresses to a corresponding plurality of physical addresses in a digital computer; said digital computer having a data processing unit providing said virtual addresses, a memory receiving said physical addresses, said memory having a plurality of memory locations, each of said memory locations storing one of the plurality of physical addresses, and a translation buffer including a translation buffer cache of previously converted virtual addresses and corresponding physical addresses; said translation buffer cache having means for comparing a current virtual address from said data processing unit to the translation buffer cache of previously converted virtual addresses, and delivering one of a miss and hit signal in response to respectively detecting an absence and presence of a match between the current virtual address and one of said previously converted virtual addresses, and means responsive to receiving said hit signal for delivering to said memory the physical address from said translation buffer cache corresponding to the current virtual address; said memory management processor comprising, in combination: means for calculating a memory address of one of said memory locations containing said physical address corresponding to said current virtual address, wherein said means for calculating is operative concurrently with said means for comparing said current virtual address to the translation buffer cache of previously converted virtual addresses; means for retrieving said physical address corresponding to said current virtual address from the memory using the calculated memory address from the means for calculating in response to said miss signal; means for storing in said translation buffer cache said retrieved physical address in correspondence with said current virtual address; and control means for operating said means for calculating concurrently with each of said virtual addresses being received by said translation buffer from said data processing unit and compared to the translation buffer cache of previously converted virtual addresses, and for controlling said means for retrieving and said means for storing in response to said miss signal, wherein said control means is a sequential state machine.

Claim 9

A memory management processor for controlling conversion of a plurality of virtual addresses to a corresponding plurality of physical addresses in a digital computer; said digital computer having a data processing unit providing said virtual addresses, a memory receiving said physical addresses, said memory having a plurality of memory locations, each of said memory locations storing one of the plurality of physical addresses, and a translation buffer including a translation buffer cache of previously converted virtual addresses and corresponding physical addresses; said translation buffer cache having means for comparing a current virtual address from said data processing unit to the translation buffer cache of previously converted virtual addresses, and delivering one of a miss and hit signal in response to respectively detecting an absence and presence of a match between the current virtual address and one of said previously converted virtual addresses, and means responsive to receiving said hit signal for delivering to said memory the physical address from said translation buffer cache corresponding to the current virtual address; said memory management processor comprising, in combination: means for calculating a memory address of one of said memory locations containing said physical address corresponding to said current virtual address, wherein said means for calculating is operative concurrently with said means for comparing said current virtual address to the translation buffer cache of previously converted virtual addresses; means for retrieving said physical address corresponding to said current virtual address from the memory using the calculated memory address from the means for calculating in response to said miss signal; means for storing in said translation buffer cache said retrieved physical address in correspondence with said current virtual address; and control means for operating said means for calculating concurrently with each of said virtual addresses being received by said translation buffer from said data processing unit and compared to the translation buffer cache of previously converted virtual addresses, and for controlling said means for retrieving and said means for storing in response to said miss signal, wherein said control means is a sequential state machine.

Claim 10

The memory management processor as claimed in claim 7, wherein said memory includes system and process memory sections, said means for calculating includes means for differentiating between a system virtual address and a process virtual address, and said retrieving means includes means for delivering the calculated memory address of a system virtual address to said memory and delivering the calculated memory address of a process virtual address to said translation buffer.

Claim 11

The memory management processor as claimed in claim 8, wherein said means for calculating includes means for comparing the system virtual address to a predefined first limit and delivering a fault signal to said data processing unit in response to the system virtual address exceeding said predefined first limit, and means for comparing the process virtual address to a predefined second limit and delivering a fault signal to said data processing unit in response to the process virtual address exceeding said predefined second limit.

Claim 12

The memory management processor as claimed in claim 7, wherein said means for calculating includes means for comparing the current virtual address to a predetermined limit and delivering a fault signal to said data processing unit in response to the current virtual address exceeding said predetermined limit.

Claim 13

The memory management processor as claimed in claim 7, wherein said data processing unit includes means for performing multi-precision operations upon data retrieved sequentially from memory in a predefined sequence, said means for calculating includes an arithmetic unit, and said memory access unit includes means for operating said arithmetic unit for sequentially producing the memory addresses in said sequence one at a time in response to receiving said hit signal.

Claim 16

The method of controlling the conversion of virtual memory addresses to corresponding physical memory addresses as claimed in claim 12, wherein said memory includes system and process memory sections, said step of operating said arithmetic unit includes differentiating between a system virtual address and a process virtual address, and said step of retrieving includes delivering the calculated address of a system virtual address to said memory and delivering the calculated address of a process virtual address to said translation buffer.

Claim 17

The method of controlling the conversion of virtual memory addresses to corresponding physical memory addresses as claimed in claim 13, wherein said step of operating said arithmetic unit includes comparing the system virtual address to a predefined first limit and delivering a fault signal to said data processing unit in response to the system virtual address exceeding said predefined first limit, and comparing the process virtual address to a predefined second limit and delivering a fault signal to said data processing unit in response to the process virtual address exceeding said predefined second limit.

Claim 18

The method of controlling the conversion of virtual memory addresses to corresponding physical memory addresses as claimed in claim 12, wherein said step of operating said arithmetic unit includes comparing the current virtual address to a predetermined limit and delivering a fault signal to said data processing unit in response to the current virtual address exceeding said predetermined limit.

Claim 19

The method of controlling the conversion of virtual memory addresses to corresponding physical memory addresses as claimed in claim 12, wherein said data processing unit includes means for performing multi-precision operations upon data retrieved sequentially from memory in a predefined sequence, and wherein said method includes operating said arithmetic unit to sequentially produce the memory addresses in said sequence one at a time in response to receiving said hit signal.