US4264953A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Virtual cache
Assignee: Honeywell Inc
•
Filing: 1979-03-30
•
Granted: 1981-04-28
•
Expires: 1999-03-30
Abstract
Abstract A computer system includes a main memory and a cache memory arrangement, wherein a cache memory unit is associated with each of the several CPU's in the system. Each cache responds to the virtual address signals issued by the associated CPU, in parallel with a mapper unit which, in turn, converts the virtual address signals to physical address signals for addressing the main memory. The cache is subdivided into subunits each responding to a particular program of a multiprogram CPU. When any of the CPUs address a shared portion of the main memory, the mapper unit recognizes the address of the shared portion of the main memory and issues an inhibit signal to inhibit the operation of the cache memory unit to prevent data from the shared portion of the main memory from being stored in the cache.
Inventors
- 👤 Robert H. Douglas
- 👤 Thomas L. Phinney
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 13:34
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0806; G06F12/0842
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
192 words
A computer system comprising: a Main Memory unit; a plurality of data processor units each having operative access to said main memory unit; said Main Memory unit including addressable portions with physical addresses dedicated, respectively, to each of said processor units, said main memory unit having further addressable portions with physical addresses which are shared in common by said processor units; a plurality of mapper units each connected, respectively, between an associated one of said data processing units and said Main Memory unit, for translating virtual address signals from said processor units into physical address signals for reference to said Main Memory unit; a plurality of cache memory units each connected respectively, to an associated one of said processor units and directly responsive to said virtual address signals from said associated processor unit; and said mapper units being responsive to virtual address signals from the associated ones of said processor units corresponding with said shared physical addresses in said Main Memory to produce an inhibit signal for inhibiting the recording of data from said Main Memory in the associated cache memory unit whenever said shared portion of said Main Memory is addressed.
Claim 2
Dependent Claim
192 words
A computer system comprising: a Main Memory unit; a plurality of data processor units each having operative access to said main memory unit; said Main Memory unit including addressable portions with physical addresses dedicated, respectively, to each of said processor units, said main memory unit having further addressable portions with physical addresses which are shared in common by said processor units; a plurality of mapper units each connected, respectively, between an associated one of said data processing units and said Main Memory unit, for translating virtual address signals from said processor units into physical address signals for reference to said Main Memory unit; a plurality of cache memory units each connected respectively, to an associated one of said processor units and directly responsive to said virtual address signals from said associated processor unit; and said mapper units being responsive to virtual address signals from the associated ones of said processor units corresponding with said shared physical addresses in said Main Memory to produce an inhibit signal for inhibiting the recording of data from said Main Memory in the associated cache memory unit whenever said shared portion of said Main Memory is addressed.
Claim 3
Dependent Claim
233 words
A computer system comprising: a Main Memory unit; a plurality of data processor units each having operative access to said main memory unit; said Main Memory unit including addressable portions with physical addresses dedicated, respectively, to each of said processor units, said main memory unit having further addressable portions with physical addresses which are shared in common by said processor units; a plurality of mapper units each connected, respectively, between an associated one of said data processing units and said Main Memory unit, for translating virtual address signals from said processor units into physical address signals for reference to said Main Memory unit; a plurality of cache memory units each connected respectively, to an associated one of said processor units and directly responsive to said virtual address signals from said associated processor unit; and said mapper units being responsive to virtual address signals from the associated ones of said processor units corresponding with said shared physical addresses in said Main Memory to produce an inhibit signal for inhibiting the recording of data from said Main Memory in the associated cache memory unit whenever said shared portion of said Main Memory is addressed; and purge control means connected to be responsive to control signals from said data processor units and connected to said cache memory units to selectively purge said cache memory unit of data corresponding to selected portions of said main memory unit.
Claim 4
Dependent Claim
233 words
A computer system comprising: a Main Memory unit; a plurality of data processor units each having operative access to said main memory unit; said Main Memory unit including addressable portions with physical addresses dedicated, respectively, to each of said processor units, said main memory unit having further addressable portions with physical addresses which are shared in common by said processor units; a plurality of mapper units each connected, respectively, between an associated one of said data processing units and said Main Memory unit, for translating virtual address signals from said processor units into physical address signals for reference to said Main Memory unit; a plurality of cache memory units each connected respectively, to an associated one of said processor units and directly responsive to said virtual address signals from said associated processor unit; and said mapper units being responsive to virtual address signals from the associated ones of said processor units corresponding with said shared physical addresses in said Main Memory to produce an inhibit signal for inhibiting the recording of data from said Main Memory in the associated cache memory unit whenever said shared portion of said Main Memory is addressed; and purge control means connected to be responsive to control signals from said data processor units and connected to said cache memory units to selectively purge said cache memory unit of data corresponding to selected portions of said main memory unit.
Claim 5
Dependent Claim
277 words
A computer system comprising: a Main Memory unit; a plurality of data processor units each having operative access to said Main Memory unit; each of said data processor units being severally controlled in accordance with a plurality of programs; said main memory unit including addressable portions with physical addresses dedicated, respectively, to each of said processor units, said Main Memory unit having further addressable portions with physical addresses which are shared in common by said processor units; a plurality of mapper units each connected, respectively between an associated one of said data processor units and said Main Memory unit for translating virtual address signals from said processor units into physical address signals for reference to said Main Memory unit; a plurality of cache memory units each connected, respectively, to an associated one of said processor units and directly responsive to virtual address signals from said associated processor unit; each of said cache memory units being subdivided into a plurality of address sets corresponding in number to said plurality of programs operatively associated with the corresponding processor unit, individual ones of said address sets in each of said cache memory units being dedicated to corresponding ones of said programs operative with the associated ones of said processor units, said individual ones of said sets being individually addressed in accordance with the identification of the corresponding program; and said mapper units being responsive to virtual address signals from the associated ones of said processor units addressed to aid shared portion of said main memory to produce an inhibit signal for inhibiting the operation of the associated cache memory unit whenever said shared portion of said main memory is addressed.
Claim 6
Dependent Claim
277 words
A computer system comprising: a Main Memory unit; a plurality of data processor units each having operative access to said Main Memory unit; each of said data processor units being severally controlled in accordance with a plurality of programs; said main memory unit including addressable portions with physical addresses dedicated, respectively, to each of said processor units, said Main Memory unit having further addressable portions with physical addresses which are shared in common by said processor units; a plurality of mapper units each connected, respectively between an associated one of said data processor units and said Main Memory unit for translating virtual address signals from said processor units into physical address signals for reference to said Main Memory unit; a plurality of cache memory units each connected, respectively, to an associated one of said processor units and directly responsive to virtual address signals from said associated processor unit; each of said cache memory units being subdivided into a plurality of address sets corresponding in number to said plurality of programs operatively associated with the corresponding processor unit, individual ones of said address sets in each of said cache memory units being dedicated to corresponding ones of said programs operative with the associated ones of said processor units, said individual ones of said sets being individually addressed in accordance with the identification of the corresponding program; and said mapper units being responsive to virtual address signals from the associated ones of said processor units addressed to aid shared portion of said main memory to produce an inhibit signal for inhibiting the operation of the associated cache memory unit whenever said shared portion of said main memory is addressed.
Claim 7
Dependent Claim
96 words
A computer system as set forth in claim 3 wherein each of said cache memory units includes a cache data memory subunit for storing selected data extracted from said Main Memory unit for use by the associated processor unit, each of said cache memory units also including a Content Addressable Memory subunit for storing address information relative to said selected data stored in said cache data memory subunit; said cache data memory subunits and said Content Addressable Memory subunits being each subdivided into a plurality of address sets corresponding in number to said number of programs.
Claim 8
Dependent Claim
83 words
A computer system as set forth in claim 4 and including a purge control means for purging from said cache memory units, data in addresses corresponding to addresses in said main memory unit wherein data has been changed, said purge control means being connected to be responsive to control signals from said data processor unit, said control signals including signals defining a range of addresses to be purged, said purge control means being connected to said cache memory means to effect said purge.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-04-27 | 1984-10-27 | 1985-04-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-04-27 | 1988-10-27 | 1989-04-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-04-27 | 1992-10-27 | 1993-04-28 | $7700.00 | Window Closed / Lapsed |