Patent US5348897A successfully refreshed from Google Patents.
US5348897A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Transistor fabrication methods using overlapping masks
Assignee: Paradigm Technology Inc
•
Filing: 1992-12-01
•
Granted: 1994-09-20
•
Expires: 2012-12-01
Abstract
Abstract Transistor fabrication methods are provided which are suitable, for example, for transistors with current carrying elements above a semiconductor substrate. Only few mask alignments define critical dimensions such as the channel length of a MOS transistor. In one embodiment in which the channel region overlies the gate, a first mask is formed over the channel region, and then an LDD implant is carried out. A second mask is then formed over the LDD portion of the drain region. The second mask is allowed to extend over the first mask. A heavy doping implant is then carried out. Thus an LDD structure can be provided on the drain side but not on the source side with only one mask--the first mask--defining the channel length. In some embodiments, both masks include photoresist. The first photoresist mask is hardened to prevent its lifting during development of the resist of the second mask. Further, after the LDD implant, the first photoresist mask is outgassed to improve the adhesion of the second photoresist mask. In another embodiment, the second mask is used to pattern the first mask. The patterning etch undercuts the second mask. After the heavy doping implant, the second mask is removed, and the LDD implant is performed with the first mask masking the channel region.
Inventors
- 👤 Ting-Pwu Yen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 03:01
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0316; H10B; H10B10/00; H10B10/12; H10B10/125; H10D30/0321; H10D30/60; H10D30/67; H10D30/6704; H10D30/6713; H10D30/6715; H10D30/6717
Claims Analysis
Total Claims: 34
Claim 1
Independent Claim
160 words
A method for fabricating a transistor, said method comprising the steps of: forming a gate of said transistor in or over a semiconductor substrate; after said gate forming step, forming a semiconductor layer over said substrate, said semiconductor layer including a first region and a second region spaced from said first region, wherein one of said first and second regions is a source region of said transistor and the other one of said first and second regions is a drain region of said transistor, said semiconductor layer further comprising a channel region separating said first and second regions; forming a first mask over said channel region; introducing a dopant into said first and second regions; forming a second mask over a portion of said first region which portion is adjacent said channel region; and introducing a dopant into said second region and into a portion of said first region which portion is not overlain by said first and second masks.
Claim 2
Independent Claim
160 words
A method for fabricating a transistor, said method comprising the steps of: forming a gate of said transistor in or over a semiconductor substrate; after said gate forming step, forming a semiconductor layer over said substrate, said semiconductor layer including a first region and a second region spaced from said first region, wherein one of said first and second regions is a source region of said transistor and the other one of said first and second regions is a drain region of said transistor, said semiconductor layer further comprising a channel region separating said first and second regions; forming a first mask over said channel region; introducing a dopant into said first and second regions; forming a second mask over a portion of said first region which portion is adjacent said channel region; and introducing a dopant into said second region and into a portion of said first region which portion is not overlain by said first and second masks.
Claim 3
Dependent Claim
27 words
The method of claim 1 wherein said first region is the drain region of said transistor and said second region is the source region of said transistor.
Claim 4
Dependent Claim
14 words
The method of claim 1 wherein said second mask extends over said first mask.
Claim 5
Dependent Claim
16 words
The method of claim 1 wherein said second mask does not extend over said second region.
Claim 6
Dependent Claim
37 words
The method of claim 1 wherein: said first region portion adjacent said channel region extends over said gate; and said first region portion not overlain by said first and second masks is laterally spaced from said gate.
Claim 7
Dependent Claim
15 words
The method of claim 1 wherein said semiconductor layer comprises a layer of polycrystalline material.
Claim 8
Dependent Claim
12 words
The method of claim 1 wherein said semiconductor layer comprises non-monocrystalline silicon.
Claim 9
Dependent Claim
11 words
The method of claim 1 wherein said first mask comprises silicon.
Claim 10
Dependent Claim
12 words
The method of claim 1 wherein said first mask comprises a dielectric.
Claim 11
Dependent Claim
12 words
The method of claim 1 wherein said first mask comprises silicon dioxide.
Claim 12
Dependent Claim
12 words
The method of claim 1 wherein said first mask comprises a photoresist.
Claim 13
Dependent Claim
42 words
The method of claim 11 wherein: said second mask comprises a photoresist; and said step of forming a first mask comprises the step of hardening said first mask to impede damaging said first mask during said step of forming said second mask.
Claim 14
Dependent Claim
17 words
The method of claim 12 wherein said hardening step comprises the step of heating said first mask.
Claim 15
Dependent Claim
31 words
The method of claim 12 wherein said hardening step comprises the steps of: placing said semiconductor substrate on a chuck; heating said chuck; and irradiating said first mask by ultraviolet light.
Claim 16
Dependent Claim
56 words
The method of claim 11 wherein: said second mask comprises a photoresist; and said method further comprises, after said step of forming a first mask but before said step of forming a second mask, the step of processing said first mask to prevent lifting of said first mask during said step of forming said second mask.
Claim 17
Dependent Claim
43 words
The method of claim 11 further comprising, after said step of introducing a dopant into said first and second regions but before said step of forming a second mask, the step of outgassing said first mask to improve adhesion of said second mask.
Claim 18
Dependent Claim
12 words
The method of claim 16 wherein said second mask comprises a photoresist.
Claim 19
Dependent Claim
31 words
The method of claim 16 wherein said outgassing step comprises the step of holding said first mask at a temperature of about 150° C. and a pressure of about 5-10 torr.
Claim 20
Dependent Claim
17 words
The method of claim 17 wherein said outgassing step comprises the step of heating said first mask.
Claim 21
Dependent Claim
17 words
The method of claim 19 wherein said heating step is performed at a pressure below atmospheric pressure.
Claim 22
Dependent Claim
23 words
The method of claim 16 wherein said outgassing step comprises the step of exposing said first mask to a pressure below atmospheric pressure.
Claim 23
Dependent Claim
47 words
The method of claim 11 wherein said step of forming a second mask comprises the steps of: depositing a photoresist over said first mask and over said first and second regions; and removing a portion of the deposited photoresist by a process selective to said first mask.
Claim 24
Dependent Claim
66 words
The method of claim 1 further comprising, before said step of introducing a dopant into said second region and into a portion of said first region, the step of forming a screen layer over said first and second regions such that said screen layer screens out contaminants during said step of introducing a dopant into said second region and into a portion of said first region.
Claim 25
Dependent Claim
39 words
The method of claim 23 wherein said screen layer forming step precedes said step of forming a first mask, and said screen layer screens out contaminants during said step of introducing a dopant into said first and second regions.
Claim 26
Independent Claim
241 words
A method for forming a transistor having a first region, a second region of the same conductivity type as said first region, and a third region separating said first and second regions, said method comprising the steps of: forming a first layer over said third region; introducing a dopant of said conductivity type into said first and second regions while said first layer masks said third region; forming a second layer over said first, second and third regions and over said first layer; selectively removing a portion of said second layer so that a remaining portion of said second layer overlies a first portion of said first region which first portion is adjacent said third region: and introducing a dopant of said conductivity type into a second portion of said first region and into said second region while said first and second layers mask said third region and said first portion of said first region, wherein: one of said first and second regions is a source region of said transistor, the other one of said first and second regions is a drain region of said transistor, and said third region is a channel region of said transistor; said first, second and third regions are regions of a semiconductor layer formed over a gate of said transistor; each of said first and second regions extends over said gate; and said second portion of said first region is laterally spaced from said gate.
Claim 27
Independent Claim
241 words
A method for forming a transistor having a first region, a second region of the same conductivity type as said first region, and a third region separating said first and second regions, said method comprising the steps of: forming a first layer over said third region; introducing a dopant of said conductivity type into said first and second regions while said first layer masks said third region; forming a second layer over said first, second and third regions and over said first layer; selectively removing a portion of said second layer so that a remaining portion of said second layer overlies a first portion of said first region which first portion is adjacent said third region: and introducing a dopant of said conductivity type into a second portion of said first region and into said second region while said first and second layers mask said third region and said first portion of said first region, wherein: one of said first and second regions is a source region of said transistor, the other one of said first and second regions is a drain region of said transistor, and said third region is a channel region of said transistor; said first, second and third regions are regions of a semiconductor layer formed over a gate of said transistor; each of said first and second regions extends over said gate; and said second portion of said first region is laterally spaced from said gate.
Claim 28
Independent Claim
112 words
A method for doping a transistor having a first region, a second region and a third region separating said first and second regions, said method comprising the steps of: forming a mask over said third region; introducing a dopant into said first and second regions; forming a conformal layer of material over said mask so as to completely cover said first, second and third regions; and introducing a dopant into said first and second regions through said conformal layer while said conformal layer completely covers said first and second regions and while a portion of said conformal layer on sidewalls of said mask masks a portion of said first and second regions.
Claim 29
Independent Claim
112 words
A method for doping a transistor having a first region, a second region and a third region separating said first and second regions, said method comprising the steps of: forming a mask over said third region; introducing a dopant into said first and second regions; forming a conformal layer of material over said mask so as to completely cover said first, second and third regions; and introducing a dopant into said first and second regions through said conformal layer while said conformal layer completely covers said first and second regions and while a portion of said conformal layer on sidewalls of said mask masks a portion of said first and second regions.
Claim 30
Independent Claim
297 words
A method for forming a memory cell comprising transistors T1, T2, T3 and T4, said method comprising the steps of: forming said transistor T1 having electrodes S1 and D1 and a gate G1, and forming said transistor T2 having electrodes S2 and D2 and a gate G2; forming over said transistors T1 and T2: a first interconnect interconnecting said gate G1 and said electrode D2; and a second interconnect interconnecting said gate G2 and said electrode D1; forming an insulator over said first and second interconnects and said transistors T1 and T2; forming contact openings in said insulator to allow electrical contact to said first and second interconnects; forming a semiconductor layer over said insulator, said semiconductor layer contacting said first and second interconnects through said contact opening; forming a first mask over portions CH3 and CH4 of said semiconductor layer wherein said portions CH3 and CH4 are channel regions of, respectively, said transistors T3 and T4; introducing a dopant into portions S3, D3, S4, D4 of said semiconductor layer wherein one of said portions S3, D3 is a source region of said transistor T3 and the other one of said portions S3, D3 is a drain region of said transistor T3, and wherein one of said portions S4, D4 is a source region of said transistor T4 and the other one of said portions S4, D4 is a drain region of said transistor T4; forming a second mask over a part of said region D3 which part is adjacent said channel region CH3 and over a part of said region D4 which part is adjacent said channel region CH4; and introducing a dopant into said regions S3, S4 and into parts of said regions D3, D4 which parts are exposed by said first and second masks.
Claim 31
Independent Claim
297 words
A method for forming a memory cell comprising transistors T1, T2, T3 and T4, said method comprising the steps of: forming said transistor T1 having electrodes S1 and D1 and a gate G1, and forming said transistor T2 having electrodes S2 and D2 and a gate G2; forming over said transistors T1 and T2: a first interconnect interconnecting said gate G1 and said electrode D2; and a second interconnect interconnecting said gate G2 and said electrode D1; forming an insulator over said first and second interconnects and said transistors T1 and T2; forming contact openings in said insulator to allow electrical contact to said first and second interconnects; forming a semiconductor layer over said insulator, said semiconductor layer contacting said first and second interconnects through said contact opening; forming a first mask over portions CH3 and CH4 of said semiconductor layer wherein said portions CH3 and CH4 are channel regions of, respectively, said transistors T3 and T4; introducing a dopant into portions S3, D3, S4, D4 of said semiconductor layer wherein one of said portions S3, D3 is a source region of said transistor T3 and the other one of said portions S3, D3 is a drain region of said transistor T3, and wherein one of said portions S4, D4 is a source region of said transistor T4 and the other one of said portions S4, D4 is a drain region of said transistor T4; forming a second mask over a part of said region D3 which part is adjacent said channel region CH3 and over a part of said region D4 which part is adjacent said channel region CH4; and introducing a dopant into said regions S3, S4 and into parts of said regions D3, D4 which parts are exposed by said first and second masks.
Claim 32
Dependent Claim
14 words
The method of claim 27 wherein said second mask extends over said first mask.
Claim 33
Independent Claim
167 words
A method for fabricating a transistor, said method comprising the steps of: forming a gate of said transistor in or over a semiconductor substrate; after said gate forming step, forming a semiconductor layer over said substrate, said semiconductor layer including a first region and a second region spaced from said first region, wherein one of said first and second regions is a source region of said transistor and the other one of said first and second regions is a drain region of said transistor, said semiconductor layer further comprising a channel region separating said first and second regions; forming a first mask over said channel region; introducing a dopant into said first and second regions; removing said first mask; forming a second mask over said channel region and over a portion of said first region which portion is adjacent said channel region; and introducing a dopant into said second region and into a portion of said first region which portion is not overlain by said second mask.
Claim 34
Independent Claim
167 words
A method for fabricating a transistor, said method comprising the steps of: forming a gate of said transistor in or over a semiconductor substrate; after said gate forming step, forming a semiconductor layer over said substrate, said semiconductor layer including a first region and a second region spaced from said first region, wherein one of said first and second regions is a source region of said transistor and the other one of said first and second regions is a drain region of said transistor, said semiconductor layer further comprising a channel region separating said first and second regions; forming a first mask over said channel region; introducing a dopant into said first and second regions; removing said first mask; forming a second mask over said channel region and over a portion of said first region which portion is adjacent said channel region; and introducing a dopant into said second region and into a portion of said first region which portion is not overlain by said second mask.
References Cited (Backward Citations)
US4244752A
Cited
JPS59111367A
Cited
US5114869A
Cited
US5124774A
Cited
US5166771A
Cited
US5064775A
Cited
US5151374A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-09-19 | 1998-03-21 | 1998-09-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-09-19 | 2002-03-21 | 2002-09-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-09-19 | 2006-03-21 | 2006-09-20 | $7700.00 | Window Closed / Lapsed |