US5329489A
Expired / Lapsed
US
⏱️ 0.0 years remaining
DRAM having exclusively enabled column buffer blocks
Assignee: Texas Instruments Inc
•
Filing: 1992-03-13
•
Granted: 1994-07-12
•
Expires: 2012-03-13
Abstract
Abstract A random access array memory device which uses a static buffer as a cache for speeding the access times achievable for data retrieval from the device. The static buffer is operationally divided into two or more blocks so that each block holds a block of data from a different row of the array. The division of a single buffer into several operational blocks significantly increases the "hit" probability of the cache, allowing fast access from the buffer. A control system stores the row address (TAG) of each of the multiple blocks and compares that address to the row address of the data desired and signals the result of that comparison. Random access memory arrays of the multiple line cache configuration are employed in data processing systems including a CPU, address and data buses, control logic, and multiplexers.
Inventors
- 👤 Keith E. Diefendorff
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 02:01
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1051; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0864; G06F12/0893; G11C7/1015; G11C7/1078
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
109 words
A memory device comprising: an array of individual, randomly accessed memory cells operatively arranged in rows and columns, said columns operationally divided into a multiplicity of data blocks, a static column buffer operationally divided into a multiplicity of buffer blocks, one each of said multiplicity of data blocks associated with one each of said multiplicity of buffer blocks wherein during a data transfer cycle each of said multiplicity of data blocks is coupled to said corresponding buffer block but only one of said multiplicity of data blocks is latched into said corresponding buffer block; and means for exclusively outputting said one latched buffer block of said static column buffer.
Claim 2
Dependent Claim
109 words
A memory device comprising: an array of individual, randomly accessed memory cells operatively arranged in rows and columns, said columns operationally divided into a multiplicity of data blocks, a static column buffer operationally divided into a multiplicity of buffer blocks, one each of said multiplicity of data blocks associated with one each of said multiplicity of buffer blocks wherein during a data transfer cycle each of said multiplicity of data blocks is coupled to said corresponding buffer block but only one of said multiplicity of data blocks is latched into said corresponding buffer block; and means for exclusively outputting said one latched buffer block of said static column buffer.
Claim 3
Dependent Claim
19 words
The memory device of claim 1 wherein: the memory device is a static column decode dynamic random access memory.
Claim 4
Dependent Claim
19 words
The memory device of claim 1 wherein: the static buffer comprises a row of static random access memory cells.
Claim 5
Dependent Claim
38 words
The memory device of claim 1 wherein: the buffer further comprises a single operative line of n memory cells, n equals the number of columns of the array, and divided into s sections, s is greater than 1.
Claim 6
Dependent Claim
17 words
The memory array of claim 5 wherein: s equals four and each section contains n/4 memory cells.
Claim 7
Dependent Claim
17 words
The memory array of claim 5 wherein: s equals eight and each section contains n/8 memory cells.
Claim 8
Dependent Claim
110 words
A memory device comprising: an array of individual memory cells operatively arranged in (n) rows and (m) columns, each of said columns operationally divided into a multiplicity of data blocks; a static column buffer having at least (m) locations coupled to said array for receiving (m) data signals from a row of memory cells of said array, said buffer being operationally divided into a multiplicity of buffer blocks each associated with one of said data blocks; a demultiplexer control circuit for decoding a block address and exclusively gating said data from said memory cells into one said buffer block; and means for outputting the data from said exclusively gated block.
Claim 9
Dependent Claim
110 words
A memory device comprising: an array of individual memory cells operatively arranged in (n) rows and (m) columns, each of said columns operationally divided into a multiplicity of data blocks; a static column buffer having at least (m) locations coupled to said array for receiving (m) data signals from a row of memory cells of said array, said buffer being operationally divided into a multiplicity of buffer blocks each associated with one of said data blocks; a demultiplexer control circuit for decoding a block address and exclusively gating said data from said memory cells into one said buffer block; and means for outputting the data from said exclusively gated block.
References Cited (Backward Citations)
US4646270A
Cited
US4639890A
Cited
US5163024A
Cited
US4577293A
Cited
US4725945A
Cited
US4633440A
Cited
US4757473A
Cited
US4825411A
Cited
US4855959A
Cited
US4802132A
Cited
US4894770A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-07-11 | 1998-01-10 | 1998-07-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-07-11 | 2002-01-10 | 2002-07-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-07-11 | 2006-01-10 | 2006-07-12 | $7700.00 | Window Closed / Lapsed |