Distributed cache in dynamic rams

Claim 1

A computer memory system comprising: a plurality of memory chips organized into a plurality of banks, each memory chip having a matrix of m rows by n columns of memory cells accessed by a row address select signal and a row number address, each bank consisting of an array of static column mode dynamic random access memory chips of the type having an on-chip static buffer for storing an entire row of data of a corresponding row in said memory cell matrix accessed by the row address select signal and a row number address, the static buffers associated with each bank functioning as a distributed cache to hold the last accessed row for the associated bank, the data in the distributed cache corresponding to one of said plurality of banks being accessed by a column address select signal and a column address for that bank; and a memory controller included in said computer memory system for receiving real addresses and connected to the memory banks to access the dynamic random access memory chips for read and write and refresh operations, said memory controller including: refresh means for periodically refreshing said dynamic random access memory chips, table means for maintaining first and second fields, said first field containing the number of the row which is currently in the distributed cache for each bank and said second field containing valid entry flags for the distributed cache of each bank, said valid entry flags being set to valid for a bank when a row of data is read into the distributed cache in response to a row address select signal and a row number address and being set to invalid after power-on and following a refresh operation in a bank, and accessing means for receiving real addresses and accessing the dynamic random access memory chips for read and write operations, said accessing means extracting bank and row numbers from an address and if an accessed row for that bank is in the distributed cache as indicated by said first field with a valid entry flag set in said second field of said table means, generating a column address and activating the column address select signal for that bank, otherwise inactivating and then activating again the row address select signal for that bank with the row number of a new address to write back the distributed cache contents into the dynamic random access memory cell matrix and load a new row of data for that bank into the distributed cache.

Claim 5

A method of operating a computer memory system comprising a plurality of memory chips organized into a plurality of banks, each memory chip having a matrix of m rows by n columns of memory cells accessed by a row address select signal and a row number address, each bank consisting of an array of static column mode dynamic random access memory chips of the type having an on-chip static buffer for storing an entire row of data of a corresponding row in said memory cell matrix accessed by the row address select signal and a row number address, said method comprising the steps of: using the static buffers associated with each bank as a distributed cache to hold the last accessed row for the associated bank; accessing the data in the distributed cache corresponding to one of said plurality of banks by a column address select signal and a column address for that bank; periodically refreshing said dynamic random access memory chips; maintaining a table having first and second fields, said first field containing the number of the row which is currently in the distributed cache for each bank and said second field containing valid entry flags for the distributed cache for each bank, said valid entry flags being set to valid for the bank when a row of data is read into the distributed cache in response to a row address select signal and a row number address and being set to invalid after power-on and following a refresh operation in a bank; and receiving a real address for accessing the dynamic random access memory chips for read and write operations by extracting bank and row numbers for an address and if an accessed row for that bank is in the distributed cache as indicated by said first field with a valid entry flag set in said second field then generating a column address and activating the column address signal for that bank, otherwise inactivating and then activating again the row address select signal for that bank with the row number of a new address to write back the distributed cache contents into the dynamic random access memory cell matrix and load a new row of data for that bank into the distriburted cache.

Claim 6

A method of operating a computer memory system comprising a plurality of memory chips organized into a plurality of banks, each memory chip having a matrix of m rows by n columns of memory cells accessed by a row address select signal and a row number address, each bank consisting of an array of static column mode dynamic random access memory chips of the type having an on-chip static buffer for storing an entire row of data of a corresponding row in said memory cell matrix accessed by the row address select signal and a row number address, said method comprising the steps of: using the static buffers associated with each bank as a distributed cache to hold the last accessed row for the associated bank; accessing the data in the distributed cache corresponding to one of said plurality of banks by a column address select signal and a column address for that bank; periodically refreshing said dynamic random access memory chips; maintaining a table having first and second fields, said first field containing the number of the row which is currently in the distributed cache for each bank and said second field containing valid entry flags for the distributed cache for each bank, said valid entry flags being set to valid for the bank when a row of data is read into the distributed cache in response to a row address select signal and a row number address and being set to invalid after power-on and following a refresh operation in a bank; and receiving a real address for accessing the dynamic random access memory chips for read and write operations by extracting bank and row numbers for an address and if an accessed row for that bank is in the distributed cache as indicated by said first field with a valid entry flag set in said second field then generating a column address and activating the column address signal for that bank, otherwise inactivating and then activating again the row address select signal for that bank with the row number of a new address to write back the distributed cache contents into the dynamic random access memory cell matrix and load a new row of data for that bank into the distriburted cache.