← Back to Patent Explorer
US4649522A Expired / Lapsed US ⏱️ 0.0 years remaining

Fast column access memory

Assignee: Nokia Bell Labs
•
Filing: 1985-02-11
•
Granted: 1987-03-10
•
Expires: 2005-02-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A dynamic random access memory obtains improved access time for reading data from a multiplicity of memory cells along a given selected row. This is obtained by allowing the output data line to remain active between activations of a column enable signal. An increase in data valid time at the memory output is obtained, while allowing increased latitude in memory address setup time.

Inventors

  • 👤 Howard C. Kirsch

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 20:16
CPC Classifications
G; G11; G11C; G11C7/00; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4096; G11C7/10; G11C7/1015; G11C7/1018; G11C7/1021; G11C7/1024; G11C8/00; G11C8/04

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 149 words
An integrated circuit random access memory comprising: a multiplicity of memory cells; row decoding means adapted to select a desired row of memory cells when a row enable signal (RE) is applied; column decoding means adapted to accept a column address and to select a specified column of memory cells each time a column enable signal (CE) is applied; CHARACTERIZED IN THAT said integrated circuit further comprises means for providing valid output data read onto a data output line from at least two selected memory cells located on a given selected row, with said providing beginning with the first application of said column enable (CE) signal following an application of said row enable (RE) signal, and ending when both said row enable (RE) and column enable (CE) signals are terminated, and with said data output line being placed in a high impedance state at times other than said providing.
Claim 2
Dependent Claim 149 words
An integrated circuit random access memory comprising: a multiplicity of memory cells; row decoding means adapted to select a desired row of memory cells when a row enable signal (RE) is applied; column decoding means adapted to accept a column address and to select a specified column of memory cells each time a column enable signal (CE) is applied; CHARACTERIZED IN THAT said integrated circuit further comprises means for providing valid output data read onto a data output line from at least two selected memory cells located on a given selected row, with said providing beginning with the first application of said column enable (CE) signal following an application of said row enable (RE) signal, and ending when both said row enable (RE) and column enable (CE) signals are terminated, and with said data output line being placed in a high impedance state at times other than said providing.
Claim 3
Dependent Claim 23 words
The integrated circuit of claim 1 wherein an input terminal (G) is provided for placing said output line in a high impedance state.
Claim 4
Dependent Claim 19 words
The integrated circuit of claim 1 wherein one memory cell is selected per application of said column enable signal.
Claim 5
Dependent Claim 40 words
The integrated circuit of claim 1 wherein more than one memory cell is selected per application of said column enable signal, and wherein a separate output means is provided for the data output of each cell selected per said application.
Claim 6
Dependent Claim 45 words
The integrated circuit of claim 1 wherein said means for providing valid output data allows said data read in response to a given application of said column enable signal to remain valid for a given period after the next application of said column enable signal.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-03-09 1990-09-08 1991-03-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-03-09 1994-09-08 1995-03-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-03-09 1998-09-08 1999-03-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag