Patent US5315186A successfully refreshed from Google Patents.
US5315186A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Frequency and phase lock detector
Assignee: Sony Electronics Inc
•
Filing: 1992-07-31
•
Granted: 1994-05-24
•
Expires: 2012-07-31
Abstract
Abstract An improved frequency and phase lock detection circuit includes a first circuit for receiving a first signal and a second circuit for receiving a second signal. A detecting circuit detects that one of the first and second signals is being received by one of the first and second receiving circuits and produces a detect signal indicative thereof. A comparing circuit detects that the first and second signals have substantially the same frequency and phase and produces a compare signal indicative thereof. An output circuit receives the detect signal and the compare signal and produces a locked signal in response thereto which indicates that at least one of the first and second signals is being received and that the first and second signals are substantially identical in frequency and phase.
Inventors
- 👤 Ira Baker
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 18:05
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/095
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
188 words
An improved frequency and phase lock detection circuit, comprising in combination: first receiving means for receiving a first signal; first shaping means including a first one-shot multi-vibrator for shaping said first signal into a first pulse train, wherein said first one-shot multi-vibrator includes means for adjusting a pulse width of pulses of said first pulse train; second receiving means for receiving a second signal; second shaping means including a second one-shot multi-vibrator for shaping said second signal into a second pulse train; detecting means for detecting that one of said first and second signals is being received by one of said first and second receiving means, and for producing a detect signal indicative thereof; comparing means for detecting that said first and second signals have substantially the same frequency and phase and for producing a compare signal indicative thereof; and output means, receiving said detect signal and said compare signal and for producing a locked signal in response thereto which indicates that at least one of said first and second signals is being received and that said first and second signals are substantially identical in frequency and phase.
Claim 2
Dependent Claim
188 words
An improved frequency and phase lock detection circuit, comprising in combination: first receiving means for receiving a first signal; first shaping means including a first one-shot multi-vibrator for shaping said first signal into a first pulse train, wherein said first one-shot multi-vibrator includes means for adjusting a pulse width of pulses of said first pulse train; second receiving means for receiving a second signal; second shaping means including a second one-shot multi-vibrator for shaping said second signal into a second pulse train; detecting means for detecting that one of said first and second signals is being received by one of said first and second receiving means, and for producing a detect signal indicative thereof; comparing means for detecting that said first and second signals have substantially the same frequency and phase and for producing a compare signal indicative thereof; and output means, receiving said detect signal and said compare signal and for producing a locked signal in response thereto which indicates that at least one of said first and second signals is being received and that said first and second signals are substantially identical in frequency and phase.
Claim 3
Dependent Claim
143 words
An improved frequency and phase lock detection circuit, comprising in combination: first receiving means for receiving a first signal; second receiving means for receiving a second signal; detecting means for detecting that one of said first and second signals is being received by one of said first and second receiving means, and for producing a detect signal indicative thereof; comparing means for detecting that said first and second signals have substantially the same frequency and phase and for producing a compare signal indicative thereof; output means, receiving said detect signal and said compare signal and for producing a locked signal in response thereto which indicates that at least one of said first and second signals is being received and that said first and second signals are substantially identical in frequency and phase; and filtering means for filtering transients prior to said output means.
Claim 4
Dependent Claim
143 words
An improved frequency and phase lock detection circuit, comprising in combination: first receiving means for receiving a first signal; second receiving means for receiving a second signal; detecting means for detecting that one of said first and second signals is being received by one of said first and second receiving means, and for producing a detect signal indicative thereof; comparing means for detecting that said first and second signals have substantially the same frequency and phase and for producing a compare signal indicative thereof; output means, receiving said detect signal and said compare signal and for producing a locked signal in response thereto which indicates that at least one of said first and second signals is being received and that said first and second signals are substantially identical in frequency and phase; and filtering means for filtering transients prior to said output means.
Claim 5
Dependent Claim
245 words
An improved frequency and phase lock detection circuit, comprising in combination: first receiving means for receiving a first signal; second receiving means for receiving a second signal; first shaping means including a one-shot multi-vibrator for shaping said first signal into a first pulse train; second shaping means including a one-shot multi-vibrator for shaping said second signal into a second pulse train; means for adjusting a pulse width of pulses of said first pulse train; detecting means for detecting that one of said first and second signals is being received by one of said first and second receiving means, and for producing a detect signal indicative thereof; comparing means including an EXCLUSIVE-OR gate for detecting that said first and second signals have substantially the same frequency and phase and for producing a compare signal indicative thereof; and output means, receiving said detect signal and said compare signal and for producing a locked signal in response thereto which indicates that at least one of said first and second signals is being received and that said first and second signals are substantially identical in frequency and phase; said output means comprising a hard wired NAND circuit including: first series connected diode and resistor forming a first input path; second series connected diode and resistor forming a second input path; a schmidt trigger having an input connected to said first and second input path; and filtering means coupled to said schmidt trigger input to filter transients from said input.
Claim 6
Dependent Claim
245 words
An improved frequency and phase lock detection circuit, comprising in combination: first receiving means for receiving a first signal; second receiving means for receiving a second signal; first shaping means including a one-shot multi-vibrator for shaping said first signal into a first pulse train; second shaping means including a one-shot multi-vibrator for shaping said second signal into a second pulse train; means for adjusting a pulse width of pulses of said first pulse train; detecting means for detecting that one of said first and second signals is being received by one of said first and second receiving means, and for producing a detect signal indicative thereof; comparing means including an EXCLUSIVE-OR gate for detecting that said first and second signals have substantially the same frequency and phase and for producing a compare signal indicative thereof; and output means, receiving said detect signal and said compare signal and for producing a locked signal in response thereto which indicates that at least one of said first and second signals is being received and that said first and second signals are substantially identical in frequency and phase; said output means comprising a hard wired NAND circuit including: first series connected diode and resistor forming a first input path; second series connected diode and resistor forming a second input path; a schmidt trigger having an input connected to said first and second input path; and filtering means coupled to said schmidt trigger input to filter transients from said input.
Claim 7
Dependent Claim
143 words
An improved frequency and phase lock detection circuit, comprising in combination: first receiving means for receiving a first signal; second receiving means for receiving a second signal; detecting means for detecting that one of said first and second signals is being received by one of said first and second receiving means, and for producing a detect signal indicative thereof; comparing means for detecting that said first and second signals have substantially the same frequency and phase and for producing a compare signal indicative thereof; and output means, receiving said detect signal and said compare signal and for producing a locked signal in response thereto which indicates that at least one of said first and second signals is being received and that said first and second signals are substantially identical in frequency and phase wherein said output means includes a hard wired NAND circuit.
Claim 8
Dependent Claim
143 words
An improved frequency and phase lock detection circuit, comprising in combination: first receiving means for receiving a first signal; second receiving means for receiving a second signal; detecting means for detecting that one of said first and second signals is being received by one of said first and second receiving means, and for producing a detect signal indicative thereof; comparing means for detecting that said first and second signals have substantially the same frequency and phase and for producing a compare signal indicative thereof; and output means, receiving said detect signal and said compare signal and for producing a locked signal in response thereto which indicates that at least one of said first and second signals is being received and that said first and second signals are substantially identical in frequency and phase wherein said output means includes a hard wired NAND circuit.
Claim 9
Dependent Claim
48 words
The apparatus of claim 4, wherein said hard wired NAND circuit includes: first series connected diode and resistor forming a first input path; second series connected diode and resistor forming a second input path; a schmidt trigger having an input connected to said first and second input path.
Claim 10
Dependent Claim
21 words
The apparatus of claim 5, further comprising filter means coupled to said schmidt trigger input to filter transients from said input.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-05-23 | 1997-11-22 | 1998-05-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-05-23 | 2001-11-22 | 2002-05-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-05-23 | 2005-11-22 | 2006-05-24 | $7700.00 | Window Closed / Lapsed |