US4675558A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Lock detector for bit synchronizer
Assignee: Lockheed Martin Corp
•
Filing: 1985-10-21
•
Granted: 1987-06-23
•
Expires: 2005-10-21
Abstract
Abstract A lock detector (12) used in conjunction with a bit synchronizer (14) for determining when a random binary input signal (2) is in lock with a clock (7) generated by the bit synchronizer (14). A window comparator (3, 5; or 23, 25, 27) determines whether the amplitude of the input signal (2) is within or without an amplitude window, and generates a signal (33) as a result of said determination. This signal (33) is sampled at periodic sampling points (X, Y). The set of X sampling points and set of Y sampling points are interleaved and usually separated by half a bit period. The X samples and Y samples are averaged and compared. Means (19) are provided for declaring a lock condition when the X average exceeds the Y average by a preselected threshold (VREF), which occurs when the X points are positioned near mid-points of data bits (35) and the Y points are positioned near data transitions (39). The circuit (12) will not lock on false sidebands and can operate at very low signal-to-noise ratios.
Inventors
- 👤 Michael J. Serrone
- 👤 Timothy P. Halloran
- 👤 Gary L. Wagner
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 16:04
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/095; Y; Y10; Y10S; Y10S331/00; Y10S331/02
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
158 words
Apparatus for determining the presence of lock between an input signal and a clock, wherein the input signal is any random periodic amplitude-varying-wave binary signal having two information states represented by high and low amplitude levels, respectively, and the clock is a square wave having substantially the same period as the input signal, said apparatus comprising: coupled to the input signal, means for sampling the amplitude of the input signal at time-periodic sampling points comprising a set of X sampling points and an interleaved set of Y sampling points; coupled to an output of the sampling means, means for comparing amplitudes of the input signal sampled at the X sampling points with amplitudes of the input signal sampled at the Y sampling points; and coupled to an output of the comparing means, means for declaring lock when the amplitudes sampled at the X sampling points exceed the amplitudes sampled at the Y sampling points by a preselected threshold.
Claim 2
Dependent Claim
158 words
Apparatus for determining the presence of lock between an input signal and a clock, wherein the input signal is any random periodic amplitude-varying-wave binary signal having two information states represented by high and low amplitude levels, respectively, and the clock is a square wave having substantially the same period as the input signal, said apparatus comprising: coupled to the input signal, means for sampling the amplitude of the input signal at time-periodic sampling points comprising a set of X sampling points and an interleaved set of Y sampling points; coupled to an output of the sampling means, means for comparing amplitudes of the input signal sampled at the X sampling points with amplitudes of the input signal sampled at the Y sampling points; and coupled to an output of the comparing means, means for declaring lock when the amplitudes sampled at the X sampling points exceed the amplitudes sampled at the Y sampling points by a preselected threshold.
Claim 3
Dependent Claim
26 words
The apparatus of claim 1 wherein each X sampling point is separated from each Y sampling point by one half of a period of said clock.
Claim 4
Dependent Claim
60 words
The apparatus of claim 1 further comprising, coupled intermediate the sampling means and the comparing means, means for averaging: (a) the amplitudes sampled at the X sampling points, to form an X average, and (b) the amplitudes sampled at the Y sampling points, to form a Y average; wherein: the comparing means compares the X average with the Y average.
Claim 5
Dependent Claim
23 words
The apparatus of claim 3 wherein the declaring means declares lock when the X average exceeds the Y average by a preselected threshold.
Claim 6
Dependent Claim
39 words
The apparatus of claim 3 wherein the averaging means comprises a first low pass filter for determining the X average and a second low pass filter substantially identical to the first low pass filter for determining the Y average.
Claim 7
Dependent Claim
93 words
The apparatus of claim 1 wherein the sampling means comprises: a first flip-flop having an input coupled to a digitized representation of the amplitude of the input signal, wherein said first flip-flop is clocked by said clock and outputs a signal indicating the amplitudes of said digitized representation at the X sampling points; and a second flip-flop having an input coupled to said digitized representation, wherein said second flip-flop is clocked by the inverse of the clock and outputs a signal indicating the amplitudes of said digitized representation at the Y sampling points.
Claim 8
Dependent Claim
28 words
The apparatus of claim 6 wherein the digitized representation contains sufficient information to indicate whether the input signal is instantaneously at a data region or a transition region.
Claim 9
Dependent Claim
35 words
The apparatus of claim 1 wherein: the input signal is fed to a low pass filter having a smoothed output which is fed to the sampling means; and the sampling means comprises an analog-to-digital converter.
Claim 10
Dependent Claim
60 words
The apparatus of claim 1 wherein the sampling means comprises means, coupled to the input signal, for determining whether the amplitude of the input signal is within an amplitude window having a high point and a low point, wherein the high point is lower than the high amplitude level and the low point is higher than the low amplitude level.
Claim 11
Independent Claim
306 words
An apparatus for determining lock between an input signal and a clock, wherein the input signal is any random periodic substantially-square-wave binary signal having two information states that are represented by high and low amplitude levels, respectively, said apparatus comprising: coupled to the input signal, a low pass filter for smoothing and converting said input signal from substantially a square wave to an amplitude varying wave; coupled to an output of the low pass filter, means for determining whether the instantaneous amplitude of the input signal is within an amplitude window having high and low points, wherein the high point is lower than the high amplitude level and the low point is higher than the low amplitude level; coupled to an output of the determining means, sampling means for generating a first signal indicative of the relationship of the amplitude of the input signal with respect to the amplitude window at a set of X sampling points, said sampling means further generating a second signal indicative of the relationship of the amplitude of the input signal with respect to the amplitude window at a set of Y sampling points, wherein each X sampling point is separated from each Y sampling point by one half of a period of the clock; coupled to the first signal, means for time averaging the amplitude of the first signal to produce an X average; coupled to the second signal, means for time averaging the amplitude of the second signal to produce a Y average; coupled to the two time averaging means, means for comparing the X average with the Y average to produce a difference signal indicative of the difference between the X average and the Y average; and coupled to the difference signal, means for declaring lock when the amplitude of said difference signal exceeds a preselected threshold value.
Claim 12
Independent Claim
306 words
An apparatus for determining lock between an input signal and a clock, wherein the input signal is any random periodic substantially-square-wave binary signal having two information states that are represented by high and low amplitude levels, respectively, said apparatus comprising: coupled to the input signal, a low pass filter for smoothing and converting said input signal from substantially a square wave to an amplitude varying wave; coupled to an output of the low pass filter, means for determining whether the instantaneous amplitude of the input signal is within an amplitude window having high and low points, wherein the high point is lower than the high amplitude level and the low point is higher than the low amplitude level; coupled to an output of the determining means, sampling means for generating a first signal indicative of the relationship of the amplitude of the input signal with respect to the amplitude window at a set of X sampling points, said sampling means further generating a second signal indicative of the relationship of the amplitude of the input signal with respect to the amplitude window at a set of Y sampling points, wherein each X sampling point is separated from each Y sampling point by one half of a period of the clock; coupled to the first signal, means for time averaging the amplitude of the first signal to produce an X average; coupled to the second signal, means for time averaging the amplitude of the second signal to produce a Y average; coupled to the two time averaging means, means for comparing the X average with the Y average to produce a difference signal indicative of the difference between the X average and the Y average; and coupled to the difference signal, means for declaring lock when the amplitude of said difference signal exceeds a preselected threshold value.
Claim 13
Dependent Claim
14 words
The apparatus of claim 10 wherein the determining means comprises a three-bit analog-to-digital converter.
Claim 14
Dependent Claim
46 words
The apparatus of claim 10 wherein the determining means comprises two comparators, each of which has an input coupled to the smoothed input signal and an output coupled to an input of a logical gate from the class of gates comprising AND gates and NAND gates.
References Cited (Backward Citations)
US3456196A
Cited
US4000476A
Cited
US3982190A
Cited
US4100503A
Cited
US4077016A
Cited
US4287480A
Cited
US4316154A
Cited
US4362394A
Cited
US4423390A
Cited
US4375693A
Cited
US4375694A
Cited
US4488120A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-06-22 | 1990-12-22 | 1991-06-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-06-22 | 1994-12-22 | 1995-06-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-06-22 | 1998-12-22 | 1999-06-23 | $7700.00 | Window Closed / Lapsed |