Patent US2810918A successfully refreshed from Google Patents.
Patent US433546A successfully refreshed from Google Patents.
Patent US5308786A successfully refreshed from Google Patents.
US5308786A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Trench isolation for both large and small areas by means of silicon nodules after metal etching
Assignee: United Microelectronics Corp
•
Filing: 1993-09-27
•
Granted: 1994-05-03
•
Expires: 2013-09-27
Abstract
Abstract A first insulating layer is deposited over the surface of a silicon substrate. Those portions of the first insulating layers not covered by a mask pattern are etched through to the silicon substrate so as to provide a plurality of wide and narrow openings exposing portions of the silicon substrate that will form the device isolation regions. A second insulating layer is deposited overlying the patterned first insulating layer. A layer of an aluminum-silicon alloy is deposited overlying the second insulating layer. The aluminum-silicon layer is etched away whereby silicon nodules are formed on the surface of the second insulating layer. The second insulating layer is etched through to the first insulating layer where it exists and to the silicon substrate surface where the substrate is exposed within the wide and narrow openings. A first set of narrow trenches is etched into the exposed portions of the silicon substrate within the wide and narrow openings using the silicon nodules as a mask. A third insulating layer is deposited over the surface of the substrate and within the first set of trenches. The third insulating layer is etched back to leave spacers on the sidewalls of the first set of trenches which fill the trenches. A second set of trenches is etched into the silicon substrate not covered by a mask wherein the second set of trenches is immediately contiguous with the first set of trenches and wherein the first and second sets of trenches together correspond to the wide and narrow openings.
Inventors
- 👤 Water Lur
- 👤 Jiunn Y. Wu
- 👤 Anna Su
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 22:52
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/10; H10W10/13; H10P; H10P76/00; H10P76/40; H10P76/408; H10P76/4085; H10W10/01; H10W10/011; H10W10/012; H10W10/0121; H10W10/0123; H10W10/014; H10W10/0143; H10W10/17; Y; Y10; Y10S; Y10S148/00; Y10S148/05
Claims Analysis
Total Claims: 46
Claim 1
Independent Claim
425 words
The method of forming device isolation regions of an integrated circuit by means of silicon nodules after metal etching comprising: providing a first insulating layer over the surface of a silicon substrate; depositing a polysilicon layer overlying said first insulating layer; etching through portions of said polysilicon layer and said first insulating layer not covered by a mask pattern to said silicon substrate so as to provide a plurality of wide and narrow openings exposing portions of said silicon substrate that will form the said device isolation regions; depositing a second insulating layer overlying said patterned polysilicon and first insulating layers; depositing a layer of an aluminum-silicon alloy overlying said second insulating layer; etching away said aluminum-silicon layer whereby silicon nodules are formed on the surface of said second insulating layer; etching through said second insulating layer and said polysilicon layer to said first insulating layer where it exists and to said silicon substrate surface where said substrate is exposed within said wide and narrow openings using said silicon nodules as a mask; etching a first set of narrow trenches into said exposed portions of said silicon substrate within said wide and narrow openings using said second insulating layer as a mask wherein said silicon nodules are also etched away; selectively ion implanting channel-stops through said openings into said substrate underneath said first set of trenches; removing remaining said first and second insulating layers; depositing a third insulating layer over the surface of said substrate and within said first set of trenches; etching back said third insulating layer to leave spacers on the sidewalls of said first set of trenches wherein said spacers fill said narrow first set of trenches; covering the surface of said substrate with a layer of photoresist and patterning said photoresist using same said mask pattern; etching a second set of trenches into said silicon substrate not covered by said photoresist mask and said spacers wherein said second set of trenches are immediately contiguous with said first set of trenches and wherein said first and second sets of trenches together correspond to said wide and narrow openings; removing said photoresist layer; depositing a fourth insulating layer over the surface of said substrate and within said second set of trenches; etching back said fourth insulating layer to leave a second set of spacers on the sidewalls of said second set of trenches wherein said spacers completely fill said trenches; and resulting in wide and narrow trenches filled with said third and fourth insulating layers completing said device isolation of said integrated circuit.
Claim 2
Independent Claim
425 words
The method of forming device isolation regions of an integrated circuit by means of silicon nodules after metal etching comprising: providing a first insulating layer over the surface of a silicon substrate; depositing a polysilicon layer overlying said first insulating layer; etching through portions of said polysilicon layer and said first insulating layer not covered by a mask pattern to said silicon substrate so as to provide a plurality of wide and narrow openings exposing portions of said silicon substrate that will form the said device isolation regions; depositing a second insulating layer overlying said patterned polysilicon and first insulating layers; depositing a layer of an aluminum-silicon alloy overlying said second insulating layer; etching away said aluminum-silicon layer whereby silicon nodules are formed on the surface of said second insulating layer; etching through said second insulating layer and said polysilicon layer to said first insulating layer where it exists and to said silicon substrate surface where said substrate is exposed within said wide and narrow openings using said silicon nodules as a mask; etching a first set of narrow trenches into said exposed portions of said silicon substrate within said wide and narrow openings using said second insulating layer as a mask wherein said silicon nodules are also etched away; selectively ion implanting channel-stops through said openings into said substrate underneath said first set of trenches; removing remaining said first and second insulating layers; depositing a third insulating layer over the surface of said substrate and within said first set of trenches; etching back said third insulating layer to leave spacers on the sidewalls of said first set of trenches wherein said spacers fill said narrow first set of trenches; covering the surface of said substrate with a layer of photoresist and patterning said photoresist using same said mask pattern; etching a second set of trenches into said silicon substrate not covered by said photoresist mask and said spacers wherein said second set of trenches are immediately contiguous with said first set of trenches and wherein said first and second sets of trenches together correspond to said wide and narrow openings; removing said photoresist layer; depositing a fourth insulating layer over the surface of said substrate and within said second set of trenches; etching back said fourth insulating layer to leave a second set of spacers on the sidewalls of said second set of trenches wherein said spacers completely fill said trenches; and resulting in wide and narrow trenches filled with said third and fourth insulating layers completing said device isolation of said integrated circuit.
Claim 3
Dependent Claim
27 words
The method of claim 1 wherein said first insulating layer is composed of silicon dioxide and has a preferred thickness of between about 1000 to 4000 Angstroms.
Claim 4
Dependent Claim
27 words
The method of claim 1 wherein said first insulating layer is composed of silicon nitride and has a preferred thickness of between about 1000 to 4000 Angstroms.
Claim 5
Dependent Claim
20 words
The method of claim 1 wherein said polysilicon layer has a preferred thickness of between about 500 to 2000 Angstroms.
Claim 6
Dependent Claim
27 words
The method of claim 1 wherein said second insulating layer is composed of silicon dioxide and has a preferred thickness of between about 1000 to 4000 Angstroms.
Claim 7
Dependent Claim
27 words
The method of claim 1 wherein said second insulating layer is composed of silicon nitride and has a preferred thickness of between about 1000 to 4000 Angstroms.
Claim 8
Dependent Claim
34 words
The method of claim 1 wherein said aluminum-silicon alloy layer is composed of 2% silicon and is deposited at greater than 450° C. to a preferred thickness of between about 10,000 to 20,000 Angstroms.
Claim 9
Dependent Claim
33 words
The method of claim 1 wherein said aluminum-silicon layer is reactive ion etched whereby all aluminum is removed and whereby said silicon nodules are formed on the surface of said second insulating layer.
Claim 10
Dependent Claim
58 words
The method of claim 1 wherein said first set of narrow trenches are etched under said silicon nodules wherein the size of said trenches corresponds to the size of said silicon nodules which is between about 5000 to 10,000 Angstroms in width and wherein said trenches are etched to a depth of between about 4000 to 20,000 Angstroms.
Claim 11
Dependent Claim
36 words
The method of claim 1 wherein said channel-stop implantation uses boron ions with a dosage of between about 1 E 13 to 1 E 14 atoms/cm 2 and energy of between about 10 to 50 KeV.
Claim 12
Dependent Claim
28 words
The method of claim 1 wherein said third insulating layer is composed of silicon dioxide and is deposited to a thickness of between about 3000 to 6000 Angstroms.
Claim 13
Dependent Claim
25 words
The method of claim 1 wherein said second set of narrow trenches are etched between said first set of trenches by a reactive ion etch.
Claim 14
Dependent Claim
24 words
The method of claim 1 wherein said second set of narrow trenches are etched between said first set of trenches by a plasma etch.
Claim 15
Dependent Claim
27 words
The method of claim 1 wherein said fourth insulating layer is composed of silicon dioxide and has a preferred thickness of between about 3000 to 6000 Angstroms.
Claim 16
Independent Claim
311 words
The method of forming device isolation regions of an integrated circuit by means of silicon nodules after metal etching comprising: providing a first insulating layer over the surface of a silicon substrate; etching through portions of said first insulating layer not covered by a mask pattern to said silicon substrate so as to provide a plurality of wide and narrow openings exposing portions of said silicon substrate that will form the said device isolation regions; depositing a second insulating layer overlying said patterned first insulating layer; depositing a layer of an aluminum-silicon alloy overlying said second insulating layer; etching away said aluminum-silicon layer whereby silicon nodules are formed on the surface of said second insulating layer; etching through said second insulating layer to said first insulating layer where it exists and to said silicon substrate surface where said substrate is exposed within said wide and narrow openings using said silicon nodules as a mask; etching a first set of narrow trenches into said exposed portions of said silicon substrate within said wide and narrow openings using said second insulating layer as a mask wherein said silicon nodules are also etched away; selectively ion implanting channel-stops through said openings into said substrate underneath said first set of trenches; removing remaining said second insulating layer; forming spacers on the sidewalls of said first set of trenches; etching a second set of trenches into said silicon substrate not covered by said first insulating layer and said spacers wherein said second set of trenches are immediately contiguous with said first set of trenches and wherein said first and second sets of trenches together correspond to said wide and narrow openings; removing said first insulating layer; and forming spacers on the sidewalls of said second set of trenches resulting in wide and narrow trenches filled with said spacers completing said device isolation of said integrated circuit.
Claim 17
Independent Claim
311 words
The method of forming device isolation regions of an integrated circuit by means of silicon nodules after metal etching comprising: providing a first insulating layer over the surface of a silicon substrate; etching through portions of said first insulating layer not covered by a mask pattern to said silicon substrate so as to provide a plurality of wide and narrow openings exposing portions of said silicon substrate that will form the said device isolation regions; depositing a second insulating layer overlying said patterned first insulating layer; depositing a layer of an aluminum-silicon alloy overlying said second insulating layer; etching away said aluminum-silicon layer whereby silicon nodules are formed on the surface of said second insulating layer; etching through said second insulating layer to said first insulating layer where it exists and to said silicon substrate surface where said substrate is exposed within said wide and narrow openings using said silicon nodules as a mask; etching a first set of narrow trenches into said exposed portions of said silicon substrate within said wide and narrow openings using said second insulating layer as a mask wherein said silicon nodules are also etched away; selectively ion implanting channel-stops through said openings into said substrate underneath said first set of trenches; removing remaining said second insulating layer; forming spacers on the sidewalls of said first set of trenches; etching a second set of trenches into said silicon substrate not covered by said first insulating layer and said spacers wherein said second set of trenches are immediately contiguous with said first set of trenches and wherein said first and second sets of trenches together correspond to said wide and narrow openings; removing said first insulating layer; and forming spacers on the sidewalls of said second set of trenches resulting in wide and narrow trenches filled with said spacers completing said device isolation of said integrated circuit.
Claim 18
Dependent Claim
27 words
The method of claim 15 wherein said first insulating layer is composed of silicon nitride and has a preferred thickness of between about 2000 to 3000 Angstroms.
Claim 19
Dependent Claim
27 words
The method of claim 15 wherein said second insulating layer is composed of silicon dioxide and has a preferred thickness of between about 1000 to 2000 Angstroms.
Claim 20
Dependent Claim
34 words
The method of claim 15 wherein said aluminum-silicon alloy layer is composed of 2% silicon and is deposited at greater than 450° C. to a preferred thickness of between about 10,000 to 20,000 Angstroms.
Claim 21
Dependent Claim
33 words
The method of claim 15 wherein said aluminum-silicon layer is reactive ion etched whereby said aluminum is removed and whereby said silicon nodules are formed on the surface of said second insulating layer.
Claim 22
Dependent Claim
58 words
The method of claim 15 wherein said first set of narrow trenches are etched under said silicon nodules wherein the size of said trenches corresponds to the size of said silicon nodules which is between about 5000 to 10,000 Angstroms in width and wherein said trenches are etched to a depth of between about 4000 to 20,000 Angstroms.
Claim 23
Dependent Claim
36 words
The method of claim 15 wherein said channel-stop implantation uses boron ions with a dosage of between about 1 E 13 to 1 E 14 atoms/cm 2 and energy of between about 10 to 50 KeV.
Claim 24
Dependent Claim
53 words
The method of claim 15 wherein said spacers are formed by the steps of: depositing a layer of silicon dioxide over the surface of said substrate and within said trenches; and etching back said silicon dioxide layer to leave spacers on the sidewalls of said trenches wherein said spacers fill said narrow trenches.
Claim 25
Dependent Claim
21 words
The method of claim 22 wherein said silicon dioxide is deposited to a thickness of between about 3000 to 6000 Angstroms.
Claim 26
Dependent Claim
25 words
The method of claim 15 wherein said second set of narrow trenches are etched between said first set of trenches by a reactive ion etch.
Claim 27
Dependent Claim
24 words
The method of claim 15 wherein said second set of narrow trenches are etched between said first set of trenches by a plasma etch.
Claim 28
Independent Claim
296 words
The method of forming device isolation regions of an integrated circuit by means of silicon nodules after metal etching comprising: providing a first insulating layer over the surface of a silicon substrate; etching through portions of said first insulating layer not covered by a mask pattern to said silicon substrate so as to provide a plurality of wide and narrow openings exposing portions of said silicon substrate that will form the said device isolation regions; depositing a second insulating layer overlying said patterned first insulating layer; depositing a layer of an aluminum-silicon alloy overlying said second insulating layer; etching away said aluminum-silicon layer whereby silicon nodules are formed on the surface of said second insulating layer; etching through said second insulating layer to said first insulating layer where it exists and to said silicon substrate surface where said substrate is exposed within said wide and narrow openings using said silicon nodules as a mask; etching a first set of narrow trenches into said exposed portions of said silicon substrate within said wide and narrow openings using said second insulating layer as a mask wherein said silicon nodules are also etched away; selectively ion implanting channel-stops through said openings into said substrate underneath said first set of trenches; removing remaining said second insulating layer; forming spacers on the sidewalls of said first set of trenches; etching a second set of trenches into said silicon substrate wherein said second set of trenches are immediately contiguous with said first set of trenches and wherein said first and second sets of trenches together correspond to said wide and narrow openings; and forming spacers on the sidewalls of said second set of trenches resulting in wide and narrow trenches filled with said spacers completing said device isolation of said integrated circuit.
Claim 29
Independent Claim
296 words
The method of forming device isolation regions of an integrated circuit by means of silicon nodules after metal etching comprising: providing a first insulating layer over the surface of a silicon substrate; etching through portions of said first insulating layer not covered by a mask pattern to said silicon substrate so as to provide a plurality of wide and narrow openings exposing portions of said silicon substrate that will form the said device isolation regions; depositing a second insulating layer overlying said patterned first insulating layer; depositing a layer of an aluminum-silicon alloy overlying said second insulating layer; etching away said aluminum-silicon layer whereby silicon nodules are formed on the surface of said second insulating layer; etching through said second insulating layer to said first insulating layer where it exists and to said silicon substrate surface where said substrate is exposed within said wide and narrow openings using said silicon nodules as a mask; etching a first set of narrow trenches into said exposed portions of said silicon substrate within said wide and narrow openings using said second insulating layer as a mask wherein said silicon nodules are also etched away; selectively ion implanting channel-stops through said openings into said substrate underneath said first set of trenches; removing remaining said second insulating layer; forming spacers on the sidewalls of said first set of trenches; etching a second set of trenches into said silicon substrate wherein said second set of trenches are immediately contiguous with said first set of trenches and wherein said first and second sets of trenches together correspond to said wide and narrow openings; and forming spacers on the sidewalls of said second set of trenches resulting in wide and narrow trenches filled with said spacers completing said device isolation of said integrated circuit.
Claim 30
Dependent Claim
49 words
The method of claim 26 wherein said first insulating layer is composed of a first layer of silicon dioxide with a preferred thickness of between about 1000 to 4000 Angstroms and an overlying second layer of polysilicon which has a preferred thickness of between about 500 to 2000 Angstroms.
Claim 31
Dependent Claim
27 words
The method of claim 27 wherein said second insulating layer is composed of silicon dioxide and has a preferred thickness of between about 1000 to 4000 Angstroms.
Claim 32
Dependent Claim
27 words
The method of claim 27 wherein said second insulating layer is composed of silicon nitride and has a preferred thickness of between about 1000 to 4000 Angstroms.
Claim 33
Dependent Claim
49 words
The method of claim 26 wherein said first insulating layer is composed of a first layer of silicon nitride with a preferred thickness of between about 1000 to 4000 Angstroms and an overlying second layer of polysilicon which has a preferred thickness of between about 500 to 2000 Angstroms.
Claim 34
Dependent Claim
27 words
The method of claim 30 wherein said second insulating layer is composed of silicon dioxide and has a preferred thickness of between about 1000 to 4000 Angstroms.
Claim 35
Dependent Claim
27 words
The method of claim 30 wherein said second insulating layer is composed of silicon nitride and has a preferred thickness of between about 1000 to 4000 Angstroms.
Claim 36
Dependent Claim
27 words
The method of claim 26 wherein said first insulating layer is composed of silicon nitride and has a preferred thickness of between about 2000 to 3000 Angstroms.
Claim 37
Dependent Claim
27 words
The method of claim 33 wherein said second insulating layer is composed of silicon dioxide and has a preferred thickness of between about 1000 to 2000 Angstroms.
Claim 38
Dependent Claim
34 words
The method of claim 26 wherein said aluminum-silicon alloy layer is composed of 2% silicon and is deposited at greater than 450° C. to a preferred thickness of between about 10,000 to 20,000 Angstroms.
Claim 39
Dependent Claim
33 words
The method of claim 26 wherein said aluminum-silicon layer is reactive ion etched whereby all aluminum is removed and whereby said silicon nodules are formed on the surface of said second insulating layer.
Claim 40
Dependent Claim
58 words
The method of claim 26 wherein said first set of narrow trenches are etched under said silicon nodules wherein the size of said trenches corresponds to the size of said silicon nodules which is between about 5000 to 10,000 Angstroms in width and wherein said trenches are etched to a depth of between about 4000 to 20,000 Angstroms.
Claim 41
Dependent Claim
36 words
The method of claim 26 wherein said channel-stop implantation uses boron ions with a dosage of between about 1 E 13 to 1 E 14 atoms/cm 2 and energy of between about 10 to 50 KeV.
Claim 42
Dependent Claim
53 words
The method of claim 26 wherein said spacers are formed by the steps of: depositing a layer of silicon dioxide over the surface of said substrate and within said trenches; and etching back said silicon dioxide layer to leave spacers on the sidewalls of said trenches wherein said spacers fill said narrow trenches.
Claim 43
Dependent Claim
21 words
The method of claim 39 wherein said silicon dioxide is deposited to a thickness of between about 3000 to 6000 Angstroms.
Claim 44
Dependent Claim
64 words
The method of claim 27 wherein said second set of narrow trenches are formed by the steps of: covering the surface of said substrate with a layer of photoresist and patterning said photoresist using same said mask pattern; etching into said silicon substrate not covered by said photoresist mask and said spacers to form said second set of trenches; and removing said photoresist layer.
Claim 45
Dependent Claim
64 words
The method of claim 30 wherein said second set of narrow trenches are formed by the steps of: covering the surface of said substrate with a layer of photoresist and patterning said photoresist using same said mask pattern; etching into said silicon substrate not covered by said photoresist mask and said spacers to form said second set of trenches; and removing said photoresist layer.
Claim 46
Dependent Claim
46 words
The method of claim 33 wherein said second set of narrow trenches are formed by the steps of: etching into said silicon substrate not covered by said first insulating layer and said spacers to form said second set of trenches; and removing said first insulating layer.
References Cited (Backward Citations)
US4211582A
Cited
US4222792A
Cited
US4656497A
Cited
US4868136A
Cited
US4876216A
Cited
US4836885A
Cited
US4988639A
Cited
US5108946A
Cited
US5017999A
Cited
US5096848A
Cited
US5130268A
Cited
US5175122A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-05-02 | 1997-11-01 | 1998-05-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-05-02 | 2001-11-01 | 2002-05-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-05-02 | 2005-11-01 | 2006-05-03 | $7700.00 | Window Closed / Lapsed |