US5289278A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Duo-binary and/or binary data slicer
Assignee: Plessey Semiconductors Ltd
•
Filing: 1992-02-19
•
Granted: 1994-02-22
•
Expires: 2012-02-19
Abstract
Abstract A duo-binary and/or binary data slicer has a data input (10) coupled via a capacitor (C1) to a d.c. restoring circuit (A2 to Q6 and Q9 to Q13) d.c. reference level is superimposed on the data signal. A sample and hold circuit (C2, Q15 to Q22) is arranged to sample the data signal and provide a voltage related to the upper and lower peak value. A divider (R16-R19) is coupled between the d.c. reference level and the voltage related to the upper and lower peak value and provides intermediate output voltages (DU, DL, B) relating to duo-binary and/or binary level for determining the slicing levels.
Inventors
- 👤 Philip H. Bird
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 21:33
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/01; H03K5/08; H03K5/082; H03K5/084; H04; H04N; H04N7/00; H04N7/08; H04N7/083
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
191 words
A duo-binary and/or binary data slicer, comprising: means for providing a d.c. reference voltage; a data signal input; means for coupling said data signal input via a capacitor to a d.c. restoring circuit, means for applying said d.c. reference voltage to said d.c. restoring circuit, said d.c. restoring circuit being arranged to superimpose a data signal received at said data signal input on said d.c. reference voltage; means for applying said superimposed data signal and reference voltage to a sample and hold circuit, said sample and hold circuit comprising at least one retention capacitor and means for establishing on one terminal of said retention capacitor a voltage related to a peak value of said superimposed data signal and reference voltage; divider means coupled with said means for providing a d.c. reference voltage and with said one terminal of said retention capacitor, said divider means being operative for providing intermediate output voltages for determining slicing levels; and, in respect of said at least one retention capacitor, a current mirror circuit operative for injecting into said retention capacitor an amount of current substantially equal to the current drawn therefrom by said divider means.
Claim 2
Dependent Claim
191 words
A duo-binary and/or binary data slicer, comprising: means for providing a d.c. reference voltage; a data signal input; means for coupling said data signal input via a capacitor to a d.c. restoring circuit, means for applying said d.c. reference voltage to said d.c. restoring circuit, said d.c. restoring circuit being arranged to superimpose a data signal received at said data signal input on said d.c. reference voltage; means for applying said superimposed data signal and reference voltage to a sample and hold circuit, said sample and hold circuit comprising at least one retention capacitor and means for establishing on one terminal of said retention capacitor a voltage related to a peak value of said superimposed data signal and reference voltage; divider means coupled with said means for providing a d.c. reference voltage and with said one terminal of said retention capacitor, said divider means being operative for providing intermediate output voltages for determining slicing levels; and, in respect of said at least one retention capacitor, a current mirror circuit operative for injecting into said retention capacitor an amount of current substantially equal to the current drawn therefrom by said divider means.
Claim 3
Dependent Claim
44 words
A data slicer as claimed in claim 1, wherein the sample and hold circuit comprises a gating circuit responsive to a gating signal determined by the data signal for enabling operation of the sample and hold circuit during periodic portions of the data signal.
Claim 4
Dependent Claim
51 words
A data slicer as claimed in claim 2 for a MAC television receiver, wherein the data signal has a burst portion at the start of a line, said burst portion activating the gating signal so that the upper or lower peak value during the data burst portion is sampled and held.
Claim 5
Dependent Claim
32 words
A data slicer as claimed in claim 1, wherein the intermediate output voltages provided by the divider means constitutes upper and lower duobinary levels and a binary level intermediate said duo-binary levels.
Claim 6
Dependent Claim
28 words
A data slicer as claimed in claim 4, wherein the upper and lower duo-binary levels are 75% and 25% of the voltage developed a cross the divider means.
Claim 7
Dependent Claim
85 words
A data slicer as claimed in claim 4, wherein the upper and lower duo-binary levels and the intermediate binary level are connected to different inputs of a duo-binary to binary converter which compares the data input signal therewith and provides a binary logic output signal having one binary state, if the amplitude of the signal is above the upper or below the lower duo-binary levels, and a logic signal of the opposite binary state, if the amplitude of the signal is between those two levels.
Claim 8
Dependent Claim
51 words
A data slicer as claimed in claim 6, wherein the logic output signal is coupled to an input of a D type master slave latch circuit which is triggered by a system clock of a MAC television receiver the latch thereby providing a data output which is synchronized with the clock.
References Cited (Backward Citations)
US3611164A
Cited
US3600688A
Cited
GB2029158A
Cited
EP0063443A2
Cited
EP0106316A2
Cited
US4581544A
Cited
US4703354A
Cited
US4707730A
Cited
JPS6397069A
Cited
US4859872A
Cited
US4912420A
Cited
JPS6460132A
Cited
DE3838685A1
Cited
EP0338517A2
Cited
EP0339727A2
Cited
JPH0372784A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-02-21 | 1997-08-23 | 1998-02-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-02-21 | 2001-08-23 | 2002-02-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-02-21 | 2005-08-23 | 2006-02-22 | $7700.00 | Window Closed / Lapsed |