US4581544A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Delayed monostable multivibrator
Assignee: Honeywell Inc
•
Filing: 1983-02-14
•
Granted: 1986-04-08
•
Expires: 2003-02-14
Abstract
Abstract A buffer comparator receives input pulses and produces buffer output signals that drive first and second output comparators arranged to operate as an amplitude-sensitive logic circuit that produces a high level output signal when and only when the internal driving signals have an amplitude between first and second threshold levels. In one embodiment, the output of the buffer comparator is applied directly to the non-inverting input terminal of the first logic circuit comparator and through a low resistance resistor to an R-C network and the inverting terminal of the second logic circuit comparator. The remaining input terminals on the logic comparators are connected to a multiple voltage divider that provides lower and upper threshold voltages to the respective comparators. An input pulse applied to the buffer comparator initiates an internal driving signal that charges the capacitor in the R-C network exponentially. While the voltage on the capacitor rises between the lower and upper threshold levels the logic comparators produce a high level output signal. When the input signal terminates, the low resistance resistor reverses the ordinary switching sequence of the logic comparators and prevents the formation of an output pulse at this time. A second embodiment of the invention dispenses with the means to reverse the ordinary switching sequence during discharge of the capacitor in the R-C network and thus provides a second positive-going output pulse at this time.
Inventors
- 👤 Alan S. Feldman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 13:38
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/01; H03K5/04; H03K5/08
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
277 words
A delayed monostable multivibrator comprising: means for providing an input voltage; means for providing a source voltage between first and second terminals; a voltage divider coupled between said first and second terminals of said source voltage means and having first and second output terminals whereat first and second voltages respectively are provided; an input comparator having a first input terminal coupled to said input voltage means, a second input terminal coupled to said first output terminal of said voltage divider, and an output terminal whereto a high level voltage is coupled when said voltage exceeds said first voltage; a time delay network having first and second resistors each having first and second terminals, said first terminal of said first resistor coupled to said first terminal of said voltage source means, said second terminal of said first resitor coupled to said first terminal of said second resistor thereby forming a junction, and said second terminal of said second resistor coupled to said output terminal of said input comparator, said time delay network further having a capacitor coupled between said second terminal of said voltage source means and said junction; amplitude sensitive logic means having first and second input terminals respectively coupled to said first and second output terminals of said voltage divider, a third input terminal coupled to said output terminal of said input comparator, and a fourth input terminal coupled to said junction, said amplitude sensitive logic means further having an output terminal whereat a high level output voltage is provided when and only when a voltage level at said junction in said time delay network is between said first and second voltages of said voltage divider.
Claim 2
Dependent Claim
277 words
A delayed monostable multivibrator comprising: means for providing an input voltage; means for providing a source voltage between first and second terminals; a voltage divider coupled between said first and second terminals of said source voltage means and having first and second output terminals whereat first and second voltages respectively are provided; an input comparator having a first input terminal coupled to said input voltage means, a second input terminal coupled to said first output terminal of said voltage divider, and an output terminal whereto a high level voltage is coupled when said voltage exceeds said first voltage; a time delay network having first and second resistors each having first and second terminals, said first terminal of said first resistor coupled to said first terminal of said voltage source means, said second terminal of said first resitor coupled to said first terminal of said second resistor thereby forming a junction, and said second terminal of said second resistor coupled to said output terminal of said input comparator, said time delay network further having a capacitor coupled between said second terminal of said voltage source means and said junction; amplitude sensitive logic means having first and second input terminals respectively coupled to said first and second output terminals of said voltage divider, a third input terminal coupled to said output terminal of said input comparator, and a fourth input terminal coupled to said junction, said amplitude sensitive logic means further having an output terminal whereat a high level output voltage is provided when and only when a voltage level at said junction in said time delay network is between said first and second voltages of said voltage divider.
Claim 3
Dependent Claim
109 words
The multivibrator of claim 1 wherein said amplitude sensitive logic means includes first and second output comparators, said first output comparator having an inverting input terminal coupled to said first output terminal of said voltage divider to receive said first voltage and a noninverting input terminal coupled to said output terminal of said input comparator and said second output comparator having a noninverting input terminal coupled to said second terminal of said voltage divider and an inverting terminal coupled to said junction in said time delay network, said first and second output comparators each having an output terminal coupled to said output terminal of said amplitude sensitive logic means.
Claim 4
Dependent Claim
41 words
The multivibrator of claim 2 wherein resistance values of said first and second resistors of said time delay network are chosen such that said first resistor is of a resistance value that is much greater than said second resistor resistance value.
Claim 5
Dependent Claim
280 words
A delayed monostable multivibrator comprising: means for providing an input voltage; means for providing a source voltage between first and second terminals; a voltage divider coupled between said first and second terminals of said source voltage means and having first and second output terminals whereat first and second voltages, respectively, are provided; an input comparator having a first input terminal coupled to said input voltage means, a second input terminal coupled to said first output terminal of said voltage divider, and an output terminal whereto a high level voltage is coupled when said input voltage exceeds said first voltage; a time delay network including a first resistor having a first and second terminals, said first terminal of said first resistor coupled to said first terminal of said source voltage means, a second resistor having first and second terminals, said first terminal of said second resistor coupled to said second terminal of said first resistor and said output terminal of said input comparator, said time delay network further including a capacitor coupled between said second terminal of said source voltage means and said second terminal of said second resistor to form a junction; and amplitude sensitive logic means having first and second input means respectively coupled to said first and second output terminals of said voltage divider, third input means coupled to said junction in said time delay network, said amplitude sensitive logic means further having an output terminal whereat a high level output voltage is provided when and only when a voltage level at said junction in said time delay network exceeds said first voltage of said voltage divider and does not exceed said second voltage of said voltage divider.
Claim 6
Dependent Claim
280 words
A delayed monostable multivibrator comprising: means for providing an input voltage; means for providing a source voltage between first and second terminals; a voltage divider coupled between said first and second terminals of said source voltage means and having first and second output terminals whereat first and second voltages, respectively, are provided; an input comparator having a first input terminal coupled to said input voltage means, a second input terminal coupled to said first output terminal of said voltage divider, and an output terminal whereto a high level voltage is coupled when said input voltage exceeds said first voltage; a time delay network including a first resistor having a first and second terminals, said first terminal of said first resistor coupled to said first terminal of said source voltage means, a second resistor having first and second terminals, said first terminal of said second resistor coupled to said second terminal of said first resistor and said output terminal of said input comparator, said time delay network further including a capacitor coupled between said second terminal of said source voltage means and said second terminal of said second resistor to form a junction; and amplitude sensitive logic means having first and second input means respectively coupled to said first and second output terminals of said voltage divider, third input means coupled to said junction in said time delay network, said amplitude sensitive logic means further having an output terminal whereat a high level output voltage is provided when and only when a voltage level at said junction in said time delay network exceeds said first voltage of said voltage divider and does not exceed said second voltage of said voltage divider.
Claim 7
Dependent Claim
160 words
The multivibrator of claim 4 wherein said amplitude responsive logic means includes: a first output comparator having an output terminal coupled to said output terminal of said amplitude sensitive logic means, a noninverting input terminal coupled to said second output terminal of said voltage divider, and an inverting input terminal coupled to said junction in said said time delay network; a second output comparator having an output terminal coupled to said output terminal of said amplitude sensitve logic means, a noninverting input terminal coupled to said and an inverting input terminal coupled to said first output terminal of said voltage divider; said first and second output comparators constructed and arranged to couple a high level voltage to said output terminal of said amplitude sensitive logic means when and only when a voltage level at said junction in said time delay network exceeds said first voltage of said voltage divider and does not exceed said second voltage of said voltage divider.
Claim 8
Dependent Claim
38 words
The multivibrator of claim 5 wherein said first and second resistors of said time delay network are choosen such that said first resistor is of a resistance value that is much greater than said second resistor resistance value.
References Cited (Backward Citations)
US3611164A
Cited
US3968449A
Cited
US3989959A
Cited
US4160175A
Cited
JPS55150612A
Cited
US4362996A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-04-07 | 1989-10-07 | 1990-04-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-04-07 | 1993-10-07 | 1994-04-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-04-07 | 1997-10-07 | 1998-04-08 | $7700.00 | Window Closed / Lapsed |