US5286659A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for producing an active matrix substrate
Assignee: Sharp Corp
•
Filing: 1991-12-26
•
Granted: 1994-02-15
•
Expires: 2011-12-26
Abstract
Abstract A method for producing an active matrix substrate using a thin film transistor having a gate electrode on an insulating substrate covered with a gate insulating layer, a semiconductor layer on the gate insulating layer, a channel protective layer on the semiconductor layer, a drain electrode having a portion overlying the gate electrode with the interposition of the gate insulating layer, the semiconductor layer and the channel protective layer, and a source electrode having a portion overlying the gate electrode with the interposition of the gate insulating layer, the method enhancing the transistor characteristics of the active matrix substrate with minimum leakage and the removal of an off-current generated from the presence of electrons and holes.
Inventors
- 👤 Yasuhiro Mitani
- 👤 Katsumara Ikubo
- 👤 Yasunori Shimada
- 👤 Hirohisa Tanaka
- 👤 Hiroshi Morimoto
- 👤 Yutaka Nishi
- 👤 Tomohiko Yamamoto
- 👤 Kenichi Nishimura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 21:41
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6757; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0316; H10D30/6704; H10D30/6713; H10D30/6729; H10D30/673; H10D30/6731; H10D30/6732; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6745; H10D30/6746; H10D30/0321
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
161 words
A method for producing an active matrix substrate which uses a thin film transistor having a gate electrode on an insulating substrate, both of them being covered with a gate insulating layer, a semiconductor layer on the gate insulating layer, a channel protective layer on the semiconductor layer, a drain electrode having a portion overlying the gate electrode with the interposition of the gate insulating layer, the semiconductor layer and the channel protective layer, and a source electrode having a portion overlying the gate electrode with the interposition of the gate insulating layer, the semiconductor layer and the channel protective layer, the method comprising the steps of forming the channel protective layer in the shape of a trapezoid, and implanting ions into the semiconductor layer through the channel protective layer such that a contact layer is formed in the portions of the semiconductor layer which are directly below the edge of the declining sides of the trapezoidal shaped channel protective layer.
Claim 2
Independent Claim
161 words
A method for producing an active matrix substrate which uses a thin film transistor having a gate electrode on an insulating substrate, both of them being covered with a gate insulating layer, a semiconductor layer on the gate insulating layer, a channel protective layer on the semiconductor layer, a drain electrode having a portion overlying the gate electrode with the interposition of the gate insulating layer, the semiconductor layer and the channel protective layer, and a source electrode having a portion overlying the gate electrode with the interposition of the gate insulating layer, the semiconductor layer and the channel protective layer, the method comprising the steps of forming the channel protective layer in the shape of a trapezoid, and implanting ions into the semiconductor layer through the channel protective layer such that a contact layer is formed in the portions of the semiconductor layer which are directly below the edge of the declining sides of the trapezoidal shaped channel protective layer.
References Cited (Backward Citations)
EP0071244A2
Cited
EP0076587A2
Cited
US4599246A
Cited
JPS63168052A
Cited
JPS63221678A
Cited
EP0338766A1
Cited
JPH01289251A
Cited
US5114869A
Cited
JPH01309379A
Cited
JPH0225037A
Cited
US5071779A
Cited
EP0354372A1
Cited
JPH02116173A
Cited
JPH0362526A
Cited
JPH03265143A
Cited
US5010027A
Cited
JPH04132231A
Cited
EP0493113A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-02-14 | 1997-08-16 | 1998-02-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-02-14 | 2001-08-16 | 2002-02-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-02-14 | 2005-08-16 | 2006-02-15 | $7700.00 | Window Closed / Lapsed |