Patent US5249283A successfully refreshed from Google Patents.
US5249283A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Cache coherency method and apparatus for a multiple path interconnection network
Assignee: NCR Voyix Corp
•
Filing: 1990-12-24
•
Granted: 1993-09-28
•
Expires: 2010-12-24
Abstract
Abstract A method and apparatus for providing coherency for cache data in a multiple processor system with the processors distributed among multiple independent data paths. The apparatus includes a set of cache monitors, sometimes called snoopers, associated with each cache memory. There are the same number of monitors as there are independent data paths. Thus, each cache stores cache tags that correspond to its currently encached data into each of the monitors of the set associated therewith. Thus, each cache has an monitor associated therewith which monitors each of the multiple paths for an operation at an address that corresponds to data stored in its cache. If such an access is detected by one of the set of monitors, the monitor notifies its cache so that appropriate action will be taken to ensure cache data coherency.
Inventors
- 👤 Vernon K. Boland
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 16:12
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0806; G06F12/0813; G06F12/0815; G06F12/0831
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
182 words
An apparatus for maintaining data coherency is a system having multiple independent paths interconnecting multiple processors, each of said processors having a respective cache memory associated therewith from a plurality of cache memories, each of said cache memories having data from a main memory stored into corresponding addresses thereof, comprising: a plurality of cache monitors connected to and associated with a first cache memory of said plurality of cache memories, each of said plurality of cache monitors that are connected to and associated with said first cache memory stores cache tag information corresponding to addresses of data stored in said first cache memory; each of said plurality of cache monitors that are connected to and associated with said first cache memory monitoring a respective independent path of said multiple independent paths for any access to said plurality of cache memories which would render data stored in said first cache memory non-coherent; and means for providing a control signal indicating that data stored in said first cache memory in non-coherent if any such access is detected on any of said multiple independent paths.
Claim 2
Independent Claim
182 words
An apparatus for maintaining data coherency is a system having multiple independent paths interconnecting multiple processors, each of said processors having a respective cache memory associated therewith from a plurality of cache memories, each of said cache memories having data from a main memory stored into corresponding addresses thereof, comprising: a plurality of cache monitors connected to and associated with a first cache memory of said plurality of cache memories, each of said plurality of cache monitors that are connected to and associated with said first cache memory stores cache tag information corresponding to addresses of data stored in said first cache memory; each of said plurality of cache monitors that are connected to and associated with said first cache memory monitoring a respective independent path of said multiple independent paths for any access to said plurality of cache memories which would render data stored in said first cache memory non-coherent; and means for providing a control signal indicating that data stored in said first cache memory in non-coherent if any such access is detected on any of said multiple independent paths.
Claim 3
Dependent Claim
186 words
An electronic data processing apparatus, comprising: a plurality of processors; a plurality of caches, each of said plurality of caches is connected to and associated with a respective processor of said plurality of processors; an interconnect network having a plurality of independent paths, said plurality of processors is distributed among said independent paths with each processor and its respective cache connecting to one of said plurality of independent paths; a main memory connected to said plurality of independent paths; and a plurality of activity monitors each of said plurality of activity monitors uniquely connecting one of said plurality of caches to one of said plurality of independent paths of the interconnect network; whereby if any of the plurality of processors performs an access to a data address from its respective cache, the access will also be transmitted on its independent path and the activity monitors that are connected to its independent path will each compare the accessed data address with address data of information stored in each activity monitor's cache and each activity monitor will inform its respective cache if the access affects data stored therein.
Claim 4
Dependent Claim
186 words
An electronic data processing apparatus, comprising: a plurality of processors; a plurality of caches, each of said plurality of caches is connected to and associated with a respective processor of said plurality of processors; an interconnect network having a plurality of independent paths, said plurality of processors is distributed among said independent paths with each processor and its respective cache connecting to one of said plurality of independent paths; a main memory connected to said plurality of independent paths; and a plurality of activity monitors each of said plurality of activity monitors uniquely connecting one of said plurality of caches to one of said plurality of independent paths of the interconnect network; whereby if any of the plurality of processors performs an access to a data address from its respective cache, the access will also be transmitted on its independent path and the activity monitors that are connected to its independent path will each compare the accessed data address with address data of information stored in each activity monitor's cache and each activity monitor will inform its respective cache if the access affects data stored therein.
Claim 5
Dependent Claim
231 words
An electronic data processing apparatus, comprising: a plurality of processors; a plurality of caches, each of said plurality of caches is connected to and associated with a respective processor of said plurality of processors; a plurality of interconnect buses, said plurality of processors is divided among said interconnect buses with each processor and its respective cache connecting to one of said plurality of interconnect buses; a main memory connected to said plurality of interconnect buses, each of said plurality of processors may address any location in said main memory by the interconnect bus of the plurality of interconnect buses that it is connected to; and a plurality of activity monitors which is equal in number to a product of a number of caches times a number of interconnect buses, each of said plurality of activity monitors uniquely connects one of said plurality of caches to one of said plurality of interconnect buses; whereby if any of the plurality of processors performs an access to a data address from its respective cache, the access will also be transmitted to the interconnect bus connected to the processor performing the data access and the activity monitors that are connected to the interconnect bus of the processor performing the data access will compare the accessed address with its stored information and inform its respective caches if the access affects data stored in its respective cache.
Claim 6
Dependent Claim
231 words
An electronic data processing apparatus, comprising: a plurality of processors; a plurality of caches, each of said plurality of caches is connected to and associated with a respective processor of said plurality of processors; a plurality of interconnect buses, said plurality of processors is divided among said interconnect buses with each processor and its respective cache connecting to one of said plurality of interconnect buses; a main memory connected to said plurality of interconnect buses, each of said plurality of processors may address any location in said main memory by the interconnect bus of the plurality of interconnect buses that it is connected to; and a plurality of activity monitors which is equal in number to a product of a number of caches times a number of interconnect buses, each of said plurality of activity monitors uniquely connects one of said plurality of caches to one of said plurality of interconnect buses; whereby if any of the plurality of processors performs an access to a data address from its respective cache, the access will also be transmitted to the interconnect bus connected to the processor performing the data access and the activity monitors that are connected to the interconnect bus of the processor performing the data access will compare the accessed address with its stored information and inform its respective caches if the access affects data stored in its respective cache.
Claim 7
Dependent Claim
41 words
The apparatus of claim 3, wherein said main memory is divided into segments and each segment is assigned primarily to one of said plurality of interconnect buses, with a provision that any address location may be accessed via any interconnect bus.
Claim 8
Dependent Claim
59 words
The apparatus of claim 3, wherein each of the activity monitors informs its respective cache via a unique path that another processor has WRITTEN data to an address which corresponds to data in the activity monitor's cache so the activity monitor's cache is informed that its encached data is no longer coherent with respect to the address WRITTEN to.
Claim 9
Dependent Claim
17 words
The apparatus of claim 3, wherein each of the activity monitors includes a respective cache tag memory.
Claim 10
Dependent Claim
15 words
The apparatus of claim 6, wherein each cache tag memory is a dual port RAM.
Claim 11
Dependent Claim
30 words
The apparatus of claim 6, wherein each cache tag memory that has a match with its stored information causes a copy back of the accessed data into its respective cache.
Claim 12
Dependent Claim
30 words
The apparatus of claim 6, wherein each cache tag memory that has a match with its stored information causes a cache-to-cache transfer of the accessed data into its respective cache.
Claim 13
Dependent Claim
31 words
The apparatus of claim 6, wherein each cache tag memory that has a match with its stored information causes the corresponding data in its respective cache to be marked as invalid.
Claim 14
Independent Claim
133 words
A method of maintaining data coherency in a system having multiple independent paths interconnecting multiple processors, each of said processors having a respective cache memory associated therewith, comprising the steps of: storing data from a main memory into a corresponding address of a first of said cache memories that is connected to one of said multiple independent paths; storing cache tag information in each of a plurality of cache monitors that are connected to and associated with said first cache memory; monitoring said multiple independent paths for any access to said cache memories that would render data stored in said first cache non-coherent; and transmitting a control signal to said system that data stored in said first cache is non-coherent if any such access is detected on any of said multiple independent paths.
Claim 15
Independent Claim
133 words
A method of maintaining data coherency in a system having multiple independent paths interconnecting multiple processors, each of said processors having a respective cache memory associated therewith, comprising the steps of: storing data from a main memory into a corresponding address of a first of said cache memories that is connected to one of said multiple independent paths; storing cache tag information in each of a plurality of cache monitors that are connected to and associated with said first cache memory; monitoring said multiple independent paths for any access to said cache memories that would render data stored in said first cache non-coherent; and transmitting a control signal to said system that data stored in said first cache is non-coherent if any such access is detected on any of said multiple independent paths.
Claim 16
Dependent Claim
27 words
The method set forth in claim 11, further comprising the step of receiving said control signal and marking data in said first cache invalid in response thereto.
Claim 17
Dependent Claim
31 words
The method set forth in claim 11, further comprising the steps of receiving said control signal and requesting a copy back of coherent data into said first cache in response thereto.
Claim 18
Dependent Claim
54 words
The method set forth in claim 11, further comprising the steps of receiving said control signal and requesting another cache memory copy coherent data to the main memory on one of said multiple independent buses and copying the coherent data from main memory to said first cache on another of said multiple independent buses.
Claim 19
Dependent Claim
19 words
The apparatus of claim 2, wherein each of said plurality of independent paths is a parallel system bus respectively.
Claim 20
Dependent Claim
19 words
The apparatus of claim 3, wherein each of said plurality of interconnect buses is a parallel system bus respectively.
References Cited (Backward Citations)
US4141067A
Cited
US4136386A
Cited
US4392200A
Cited
US4467454A
Cited
US4493030A
Cited
US4541076A
Cited
US4622631B1
Cited
US4622631A
Cited
US4669043A
Cited
US4577293A
Cited
US4695943A
Cited
US4754398A
Cited
US4783736A
Cited
US4825360A
Cited
US5091846A
Cited
US4833601A
Cited
US5008813A
Cited
US5058006A
Cited
US4939641A
Cited
US5097409A
Cited
US5025365A
Cited
US4975872A
Cited
US4933909A
Cited
US5014247A
Cited
US5060144A
Cited
US5072369A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-09-27 | 1997-03-29 | 1997-09-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-09-27 | 2001-03-29 | 2001-09-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-09-27 | 2005-03-29 | 2005-09-28 | $7700.00 | Window Closed / Lapsed |