Patent US5214846A successfully refreshed from Google Patents.
US5214846A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Packaging of semiconductor chips
Assignee: Sony Corp
•
Filing: 1991-08-30
•
Granted: 1993-06-01
•
Expires: 2011-08-30
Abstract
Abstract A semiconductor device is fabricated by placing a semiconductor chip in a lead frame which has no die pad. Electrodes of the chip are connected by bonding wires to respective lead fingers. Additionally, the lead frame has movement restricting fingers which limit horizontal movement of the chip within the lead frame during injection of resin into a mold surrounding the chip. Furthermore, the mold has horizontal movement restricting projections to limit vertical movement of the chip within the mold cavity. The restriction on horizontal and vertical movement of the chip reduces the risk of the bonding wires being broken or short circuited during the resin injection process.
Inventors
- 👤 Yukio Asami
- 👤 Hiroyuki Fukasawa
- 👤 Akira Kojima
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 07:59
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/40; H10W70/411; H10W70/415; H10W74/00; H10W74/01; H10W74/016; H10W72/00; H10W72/01; H10W72/0198; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W74/10; H10W90/00; H10W90/701; H10W90/721; H10W90/726; H10W90/751; H10W90/756; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49121; Y10T29/49124; Y10T29/49147; Y10T29/49151; Y10T29/49169; Y10T29/49171; Y10T29/49172
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
150 words
A method of manufacturing a semiconductor device, comprising the steps of: providing a semiconductor chip, said semiconductor chip having an upper surface and a lower surface and having a plurality of electrodes; providing a lead frame, said lead frame comprising a peripheral portion surrounding a region for receiving said chip and a plurality of lead finger portions projecting from said peripheral portion towards said region and terminating outside said region; placing said chip in said region; connecting each of said electrodes to a respective one of said lead finger portions with a respective bonding wire; sealing said chip and bonding wires in a resin package such that said lead finger portions project out of said package and such that the resin package directly contacts both said upper surface and said lower surface of said chip; and severing each of said lead finger portions from said peripheral portion of said frame.
Claim 2
Independent Claim
150 words
A method of manufacturing a semiconductor device, comprising the steps of: providing a semiconductor chip, said semiconductor chip having an upper surface and a lower surface and having a plurality of electrodes; providing a lead frame, said lead frame comprising a peripheral portion surrounding a region for receiving said chip and a plurality of lead finger portions projecting from said peripheral portion towards said region and terminating outside said region; placing said chip in said region; connecting each of said electrodes to a respective one of said lead finger portions with a respective bonding wire; sealing said chip and bonding wires in a resin package such that said lead finger portions project out of said package and such that the resin package directly contacts both said upper surface and said lower surface of said chip; and severing each of said lead finger portions from said peripheral portion of said frame.
Claim 3
Dependent Claim
76 words
A method as claimed in claim 1, wherein said sealing step comprises the steps of: providing a mold having a wall defining a mold cavity and at least one projection projecting from said wall; placing said chip and bonding wires in the mold cavity such that said projection does not contact the chip; and injecting resin into the mold cavity; whereby said projection restricts movement of said chip in said mold cavity during said injection step.
Claim 4
Dependent Claim
72 words
A method as claimed in claim 1, wherein said lead frame has a plurality of movement restricting finger portions projecting from said peripheral portion towards said region, wherein in said connecting step said lead finger portions are connected to said electrodes such that said movement restricting finger portions do not contact said chip, and wherein during said sealing step said movement restricting finger portions restrict movement of said chip in said region.
Claim 5
Independent Claim
166 words
A method of manufacturing a semiconductor device, comprising the steps of: providing a semiconductor chip having an upper surface and a lower surface, said semiconductor chip having a plurality of electrodes; providing a lead frame, said lead frame comprising a peripheral portion surrounding a region for receiving said chip and a plurality of lead finger portions projecting from said peripheral portion towards said region and terminating outside said region, said lead finger portions arranged between planes defined by said upper and lower surfaces; placing said chip in said region; connecting each of said electrodes to a respective one of said lead finger portions via a respective bonding wire such that said chip is mechanically connected to said peripheral portion solely by said bonding wires and said lead finger portions; sealing said chip and said bonding wires in a resin package such that said lead finger portions project out of said package; and severing each of said lead finger portions from said peripheral portion of said frame.
Claim 6
Independent Claim
166 words
A method of manufacturing a semiconductor device, comprising the steps of: providing a semiconductor chip having an upper surface and a lower surface, said semiconductor chip having a plurality of electrodes; providing a lead frame, said lead frame comprising a peripheral portion surrounding a region for receiving said chip and a plurality of lead finger portions projecting from said peripheral portion towards said region and terminating outside said region, said lead finger portions arranged between planes defined by said upper and lower surfaces; placing said chip in said region; connecting each of said electrodes to a respective one of said lead finger portions via a respective bonding wire such that said chip is mechanically connected to said peripheral portion solely by said bonding wires and said lead finger portions; sealing said chip and said bonding wires in a resin package such that said lead finger portions project out of said package; and severing each of said lead finger portions from said peripheral portion of said frame.
Claim 7
Dependent Claim
31 words
A method as claimed in claim 4, wherein in said sealing step the resin package is caused to contact directly both said upper surface and said lower surface of said chip.
Claim 8
Dependent Claim
76 words
A method as claimed in claim 4, wherein said sealing step comprises the steps of: providing a mold having a wall defining a mold cavity and at least one projection projecting from said wall; placing said chip and bonding wires in the mold cavity such that said projection does not contact the chip; and injecting resin into the mold cavity; wherein said projection restricts movement of said chip in said mold cavity during said injection step.
Claim 9
Dependent Claim
72 words
A method as claimed in claim 4, wherein said lead frame has a plurality of movement restricting finger portions projecting from said peripheral portion towards said region, wherein in said connecting step said lead finger portions are connected to said electrodes such that said movement restricting finger portions do not contact said chip, and wherein during said sealing step said movement restricting finger portions restrict movement of said chip in said region.
References Cited (Backward Citations)
US3802069A
Cited
US4012766A
Cited
US4069924A
Cited
US4255851A
Cited
US4330790A
Cited
US4331240A
Cited
JPS6037754A
Cited
EP0213764A2
Cited
US4756080A
Cited
US4788583A
Cited
US4884124A
Cited
EP0273725A2
Cited
US4806409A
Cited
US4812421A
Cited
JPH01262115A
Cited
EP0350833A2
Cited
US5018003A
Cited
EP0366386A2
Cited
US4924291A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-05-31 | 1996-11-30 | 1997-06-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-05-31 | 2000-11-30 | 2001-06-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-05-31 | 2004-11-30 | 2005-06-01 | $7700.00 | Window Closed / Lapsed |