US5162882A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor over insulator mesa
Assignee: Texas Instruments Inc
•
Filing: 1991-05-08
•
Granted: 1992-11-10
•
Expires: 2011-05-08
Abstract
Abstract An improved SOI structure 40 is provided. SOI structure 40 includes a semiconductor mesa 42 formed over a buried insulating layer 46 which overlies a substrate 48. Sidewall insulator regions 50 and 52 are formed along sidewalls 54 and 56, respectively, of semiconductor mesa 42. Sidewall spacers 62 and 64 are formed along sidewall insulator regions 50 and 52, respectively. Sidewall spacers 62 and 64 each include respective foot regions 66 and 68. Foot regions 66 and 68 effectively shift undercut areas 74 and 76 laterally away from semiconductor mesa 42.
Inventors
- 👤 Gordon P. Pollack
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 22:16
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0321; H10D30/0323; H10D86/00; H10D86/01; H10P; H10P50/00; H10P50/73; Y; Y10; Y10S; Y10S257/00; Y10S257/90
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
64 words
A semiconductor device, comprising: a semiconductor mesa adjacent an insulating layer and having a sidewall; at least one transistor structure formed in said semiconductor mesa; a sidewall spacer adjacent the sidewall of the mesa; and an undercut region adjacent the sidewall spacer on the side of the sidewall spacer opposite the sidewall of the semiconductor mesa, said undercut region not extending beneath said mesa.
Claim 2
Dependent Claim
64 words
A semiconductor device, comprising: a semiconductor mesa adjacent an insulating layer and having a sidewall; at least one transistor structure formed in said semiconductor mesa; a sidewall spacer adjacent the sidewall of the mesa; and an undercut region adjacent the sidewall spacer on the side of the sidewall spacer opposite the sidewall of the semiconductor mesa, said undercut region not extending beneath said mesa.
Claim 3
Dependent Claim
28 words
The semiconductor device of claim 1 wherein said sidewall spacer comprises a sidewall spacer having a foot portion extending away from the mesa and adjacent the insulating layer.
Claim 4
Dependent Claim
22 words
The semiconductor device of claim 1 and further comprising an insulator region between the sidewall spacer and the sidewall of the mesa.
Claim 5
Dependent Claim
14 words
The semiconductor device of claim 3 wherein said insulator region comprises an oxide region.
Claim 6
Dependent Claim
15 words
The semiconductor device of claim 1 wherein said sidewall spacer comprises a non-oxidizable sidewall spacer.
Claim 7
Dependent Claim
15 words
The semiconductor device of claim 5 wherein said sidewall spacer comprises a nitride sidewall spacer.
Claim 8
Dependent Claim
27 words
The device of claim 1 and further comprising: a gate oxide layer formed over said semiconductor mesa; and a gate conductor formed over said gate oxide layer.
Claim 9
Dependent Claim
13 words
The device of claim 7 wherein said gate conductor comprises a polysilicon gate.
Claim 10
Dependent Claim
90 words
A semiconductor device, comprising: a semiconductor mesa having sidewalls and adjacent an insulating layer; at least one transistor structure formed in said semiconductor mesa; first sidewall spacers along the sidewalls of the mesa; and second sidewall spacers along the first sidewall spacers on the side of the first sidewall spacer opposite the mesa, the second sidewall spacers each having a respective foot portion extending away from the mesa and adjacent the insulating layer such that undercut areas are defined between the second sidewall spacers foot portion and the insulating layer.
Claim 11
Dependent Claim
90 words
A semiconductor device, comprising: a semiconductor mesa having sidewalls and adjacent an insulating layer; at least one transistor structure formed in said semiconductor mesa; first sidewall spacers along the sidewalls of the mesa; and second sidewall spacers along the first sidewall spacers on the side of the first sidewall spacer opposite the mesa, the second sidewall spacers each having a respective foot portion extending away from the mesa and adjacent the insulating layer such that undercut areas are defined between the second sidewall spacers foot portion and the insulating layer.
Claim 12
Dependent Claim
21 words
The semiconductor device of claim 10 wherein said first sidewall spacers comprise grown insulator regions along the sidewalls of the mesa.
Claim 13
Dependent Claim
25 words
The semiconductor device of claim 9 wherein said first sidewall spacers comprises oxidizable sidewall spacers and wherein said second sidewall spacers comprise non-oxidizable sidewall spacers.
References Cited (Backward Citations)
JPS566474A
Cited
US4545113A
Cited
US4545110A
Cited
US4859620A
Cited
US5019522A
Cited
US4722910A
Cited
US4714685A
Cited
US4839304A
Cited
JPS63257231A
Cited
US4855247A
Cited
US4912061A
Cited
US4963502A
Cited
JPH02125433A
Cited
US4956307A
Cited
US5039621A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-11-10 | 1996-05-11 | 1996-11-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-11-10 | 2000-05-11 | 2000-11-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-11-10 | 2004-05-11 | 2004-11-10 | $7700.00 | Window Closed / Lapsed |