System with selectively exclusionary enablement for plural indirect address type interrupt control circuit

Claim 2

An interrupt control system comprising: a plurality of interrupt control circuits comprising a master interrupt control circuit and at least one slave interrupt control circuit connected to said master circuit, each control circuit receiving a respective plurality of input interrupt signals and each interrupt control circuit including its own respective interrupt vector table for generating vector addresses corresponding to respective input interrupt signals received by the respective control circuit; and control means responsive to said input interrupt signals for enabling only the master circuit or only the set of the master circuit and one slave circuit, depending on the contents of said input interrupt signals while disabling the remaining one or more interrupt control circuits; each of said interrupt control circuits comprising a mask storage storing a mask, an interrupt signal generator generating an interrupt request in response to an input request signal, and a priority control rejecting input interrupt signals which have a first level relative to the mask when an interrupt request signal has been generated by another of said interrupt control circuits in response to an input interrupt signal having a second level relative to said mask.

Claim 3

A system as in claim 1 in which each interrupt control circuit includes means for keeping the interrupt control circuit inoperative while there is no input interrupt signal to the interrupt control circuit as well as while an interrupt request signal from another interrupt control circuit is being serviced.

Claim 4

A system as in claim 2 including a common address bus to which the interrupt vector tables of the respective interrupt control circuits output said vector addresses and wherein said interrupt control circuits include respective tri-state circuits which presents a high impedance between the common address bus and the respective interrupt control circuits when the respective control circuits are not outputting vector addresses to the common bus.

Claim 5

An interrupt control system comprising: a plurality of interrupt control circuits comprising a master interrupt control circuit and at least one slave interrupt control circuit connected to said master circuit, each control circuit receiving a respective plurality of input interrupt signals and including a respective interrupt vector table for generating vector addresses corresponding to respective input interrupt signals received by the respective control circuit; control means responsive to said input interrupt signals for enabling only one interrupt control circuit which corresponds to a selected one of said input interrupt signals while disabling the remaining one or more interrupt control circuits; each of said interrupt control circuits comprising a mask storage storing a mask, an interrupt signal generator generating an interrupt request in response to an input request signal, and a priority control rejecting input interrupt signals which have a first level relative to the mask when an interrupt request signal has been generated by another of said interrupt control circuits in response to an input interrupt signal having a second level relative to said mask; wherein each interrupt control circuit includes means for keeping the interrupt control circuit inoperative while there is no input interrupt signal to the interrupt control circuit as well as while an interrupt request signal from another interrupt control circuit is being serviced; and a common address bus to which the interrupt vector tables output said vector addresses and wherein said interrupt control circuits include respective tri-state circuits which presents a high impedance between the common address bus and the respective interrupt control circuits when the respective control circuits are not outputting vector addresses to the common bus.

Claim 6

An interrupt control system comprising: a plurality of interrupt control circuits comprising a master interrupt control circuit and at least one slave interrupt control circuit connected to said master circuit, each control circuit receiving a respective plurality of input interrupt signals and including a respective interrupt vector table for generating vector addresses corresponding to respective input interrupt signals received by the respective control circuit; control means responsive to said input interrupt signals for enabling only one interrupt control circuit which corresponds to a selected one of said input interrupt signals while disabling the remaining one or more interrupt control circuits; each of said interrupt control circuits comprising a mask storage storing a mask, an interrupt signal generator generating an interrupt request in response to an input request signal, and a priority control rejecting input interrupt signals which have a first level relative to the mask when an interrupt request signal has been generated by another of said interrupt control circuits in response to an input interrupt signal having a second level relative to said mask; wherein each interrupt control circuit includes means for keeping the interrupt control circuit inoperative while there is no input interrupt signal to the interrupt control circuit as well as while an interrupt request signal from another interrupt control circuit is being serviced; and a common address bus to which the interrupt vector tables output said vector addresses and wherein said interrupt control circuits include respective tri-state circuits which presents a high impedance between the common address bus and the respective interrupt control circuits when the respective control circuits are not outputting vector addresses to the common bus.