US5160491A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a vertical MOS transistor
Assignee: Texas Instruments Inc
•
Filing: 1991-02-19
•
Granted: 1992-11-03
•
Expires: 2011-02-19
Abstract
Abstract A transistor structure is disclosed which has a vertical channel which has its length controllable by currently-used diffusion processes, and which occupies a minimum of silicon surface area. The transistor is constructed by using a triple-level implant and diffusion process. The drain region is diffused into the silicon area by way of ion implantation and subsequent diffusion. The channel region, of opposite conductivity-type from the drain region, is implanted and diffused into the drain region. The source region is similarly implanted, and diffused into the channel region. A trench is etched into the silicon, extending through the source, channel and drain regions; gate oxide is grown in the trench and a polysilicon gate is deposited in the trench, conformal with the gate oxide. Transistor action takes place in the channel region along the walls of the trench, dependent upon the voltage applied to the gate electrode. Series drain resistance, and gate-to-drain capacitance, is minimized by a deeper implant of the drain region away from the trench and under the electrical interconnection to the drain diffusion.
Inventors
- 👤 Kiyoshi Mori
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 10:26
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D30/00; H10D30/60; H10D30/63
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
192 words
A method for fabricating an insulated-gate field-effect transistor in a semiconductor substrate, comprising: doping a first region of a first conductivity-type along a face of said substrate to a first depth, said substrate being of a second conductivity-type opposite that of said first conductivity type; doping a second region of said second conductivity into said substrate to a second depth, said second depth being shallower than said first depth; doping a third region of said first conductivity type into said substrate to a third depth, said third depth being shallower than said second depth; etching a trench into said substrate, having walls substantially perpendicular to said face of said substrate, said trench extending through said first, second and third regions to a depth below that of said first depth; placing a dielectric layer along the walls and bottom of said trench, thereby disposed adjacent said first, second and third regions along a wall of said trench; placing an electrode covering said dielectric layer so that said electrode is disposed opposite said second region within said trench with said dielectric layer disposed therebetween; and making electrical contact to said first and third regions.
Claim 2
Independent Claim
192 words
A method for fabricating an insulated-gate field-effect transistor in a semiconductor substrate, comprising: doping a first region of a first conductivity-type along a face of said substrate to a first depth, said substrate being of a second conductivity-type opposite that of said first conductivity type; doping a second region of said second conductivity into said substrate to a second depth, said second depth being shallower than said first depth; doping a third region of said first conductivity type into said substrate to a third depth, said third depth being shallower than said second depth; etching a trench into said substrate, having walls substantially perpendicular to said face of said substrate, said trench extending through said first, second and third regions to a depth below that of said first depth; placing a dielectric layer along the walls and bottom of said trench, thereby disposed adjacent said first, second and third regions along a wall of said trench; placing an electrode covering said dielectric layer so that said electrode is disposed opposite said second region within said trench with said dielectric layer disposed therebetween; and making electrical contact to said first and third regions.
Claim 3
Dependent Claim
176 words
The method of claim 1, wherein the step of doping the first region comprises: a first masking of a selected area of the face of the substrate; a first implanting of said substrate with ions of said first conductivity-type accelerated to a first energy, the masked areas of said substrate not being impacted by said ions; a second masking of a selected area of the face of the substrate away from location of said trench; a second implanting of said substrate with ions of said first conductivity-type accelerated to a second energy, said second energy being higher than said first energy, the masked areas of said substrate not being impacted by said ions; and heating said substrate to cause said ions implanted by said first implanting to diffuse to said first depth at the portions of the substrate not masked by said first masking, and to cause said ions implanted by said second implanting to diffuse to a depth deeper than said first depth at the portions of the substrate not masked by said second masking.
Claim 4
Dependent Claim
67 words
The method of claim 1, wherein the step of doping the first region comprises: masking a selected area of the face of said substrate; exposing said substrate to ions which are of said first conductivity-type, the masked areas of said substrate not being impacted by said ions; heating said substrate to cause said ions to diffuse to said first depth at the unmasked areas of said substrate.
Claim 5
Dependent Claim
21 words
The method of claim 3, wherein said exposing step comprises implanting said ions, said ions being accelerated to an energy level.
Claim 6
Dependent Claim
67 words
The method of claim 1, wherein the step of doping the second region comprises: masking a selected area of the face of said substrate; exposing said substrate to ions which are of said second conductivity-type, the masked areas of said substrate not being impacted by said ions; heating said substrate to cause said ions to diffuse to said second depth at the unmasked areas of said substrate.
Claim 7
Dependent Claim
21 words
The method of claim 5, wherein said exposing step comprises implanting said ions, said ions being accelerated to an energy level.
Claim 8
Dependent Claim
67 words
The method of claim 1, wherein the step of doping the third region comprises: masking a selected area of the face of said substrate; exposing said substrate to ions which are of said first conductivity-type, the masked areas of said substrate not being impacted by said ions; heating said substrate to cause said ions to diffuse to said third depth at the unmasked areas of said substrate.
Claim 9
Dependent Claim
21 words
The method of claim 7, wherein said exposing step comprises implanting said ions, said ions being accelerated to an energy level.
References Cited (Backward Citations)
US3518509A
Cited
FR2003068A7
Cited
CA965188A
Cited
US3924265A
Cited
US4398339A
Cited
US4334235A
Cited
JPS5629362A
Cited
US4503449A
Cited
US4697201A
Cited
US4466176A
Cited
JPS61142774A
Cited
US4707721A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-11-03 | 1996-05-04 | 1996-11-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-11-03 | 2000-05-04 | 2000-11-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-11-03 | 2004-05-04 | 2004-11-03 | $7700.00 | Window Closed / Lapsed |