US4398339A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fabrication method for high power MOS device
Assignee: Supertex LLC
•
Filing: 1981-09-09
•
Granted: 1983-08-16
•
Expires: 2001-09-09
Abstract
Abstract This disclosure relates to a high power VMOS semiconductor device and fabrication method therefor. This VMOS semiconductor device uses a doped polysilicon gate electrode in the V groove and an overlying metal electrode located over an insulation layer protecting the doped polysilicon gate electrode. This overlying metal electrode layer covers substantially the entire surface area (except for a small area where electrical contact is made to the doped polysilicon gate electrode) of one surface of the device. Another embodiment discloses the use of a self-aligned metal contact to the source or drain region of the VMOS device between adjacent V
Inventors
- 👤 Richard A. Blanchard
- 👤 Benedict C. K. Choy
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 09:31
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/66; H10D30/668; H10D64/00; H10D64/20; H10D64/23; H10D64/251; H10D64/252; H10D64/2527; H10W; H10W20/00; H10W20/40; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/512; H10D64/513
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
158 words
In a method of fabricating a high power MOS semiconductor device comprising the steps of: forming a substantially V-shaped groove in a semiconductor substrate through both a high conductivity region of one conductivity type and a region of opposite type conductivity that surrounds a substantial portion of said high conductivity region of one conductivity type, forming a first insulating layer in said V-shaped groove, forming a doped electrically conductive polysilicon gate electrode layer on the surface of said first insulating layer, forming a second insulating layer on said polysilicon gate electrode layer, forming an opening in said second insulating layer to expose a surface portion of said polysilicon gate electrode layer, depositing electrical contacts to make separate source and drain connections to regions of said semiconductor substrate and to make electrical contact to said polysilicon gate electrode layer through said opening in said second insulating layer, one of said electrical contacts being located on said second insulating layer.
Claim 2
Dependent Claim
158 words
In a method of fabricating a high power MOS semiconductor device comprising the steps of: forming a substantially V-shaped groove in a semiconductor substrate through both a high conductivity region of one conductivity type and a region of opposite type conductivity that surrounds a substantial portion of said high conductivity region of one conductivity type, forming a first insulating layer in said V-shaped groove, forming a doped electrically conductive polysilicon gate electrode layer on the surface of said first insulating layer, forming a second insulating layer on said polysilicon gate electrode layer, forming an opening in said second insulating layer to expose a surface portion of said polysilicon gate electrode layer, depositing electrical contacts to make separate source and drain connections to regions of said semiconductor substrate and to make electrical contact to said polysilicon gate electrode layer through said opening in said second insulating layer, one of said electrical contacts being located on said second insulating layer.
Claim 3
Dependent Claim
71 words
The method of claim 1 wherein said source electrical contact being deposited over substantially the entire surface of said second and first insulating layers formed on one surface of said semiconductor substrate except for the surface portion containing the electrical contact to said polysilicon gate electrode layer, and said drain electrical contact being deposited in contact with a region of said semiconductor substrate along the opposite surface of said semiconductor substrate.
Claim 4
Dependent Claim
51 words
The method of claim 2 wherein said source electrical contact being in electrical contact to both a portion of said high conductivity region of one conductivity type forming the source region and a region opposite type conductivity forming part of a channel region through an opening in said first insulating layer.
Claim 5
Dependent Claim
38 words
The method of claim 2 including the steps of depositing said source electrical contact by first evaporating a thin layer of one metal followed by plating a thicker layer of another metal to provide a large heat sink.
Claim 6
Dependent Claim
183 words
In a method of fabricating a high power MOS semiconductor device comprising the steps of: forming a pair of spaced substantially V-shaped grooves in a semiconductor substrate through both a high conductivity region of one conductivity type and a region of opposite type conductivity that surrounds a substantial portion of said high conductivity region of one conductivity type, forming a first insulating layer in said substantially V-shaped grooves, forming a second insulating layer in said substantially V-shaped grooves, forming a doped electrically conductive polysilicon gate electrode layer on the surface of said second insulating layer in each of said pair of substantially V-shaped grooves, forming a third insulating layer on said polysilicon gate electrode layer, forming an opening in said third insulating layer to expose a surface portion of said polysilicon gate electrode layer, and depositing electrical contacts to make separate source and drain connections to regions of said semiconductor substrate and to make separate electrical contact to said polysilicon gate electrode layer through said opening in said third insulating layer, one of said electrical contacts being located on said third insulating layer.
Claim 7
Dependent Claim
183 words
In a method of fabricating a high power MOS semiconductor device comprising the steps of: forming a pair of spaced substantially V-shaped grooves in a semiconductor substrate through both a high conductivity region of one conductivity type and a region of opposite type conductivity that surrounds a substantial portion of said high conductivity region of one conductivity type, forming a first insulating layer in said substantially V-shaped grooves, forming a second insulating layer in said substantially V-shaped grooves, forming a doped electrically conductive polysilicon gate electrode layer on the surface of said second insulating layer in each of said pair of substantially V-shaped grooves, forming a third insulating layer on said polysilicon gate electrode layer, forming an opening in said third insulating layer to expose a surface portion of said polysilicon gate electrode layer, and depositing electrical contacts to make separate source and drain connections to regions of said semiconductor substrate and to make separate electrical contact to said polysilicon gate electrode layer through said opening in said third insulating layer, one of said electrical contacts being located on said third insulating layer.
Claim 8
Dependent Claim
21 words
The method of claim 5 wherein the first insulating layer being silicon dioxide and said second insulating layer being silicon nitride.
Claim 9
Dependent Claim
23 words
The method of claim 5 wherein one of said deposited electrical contacts contacting said semiconductor substrate between said pair of spaced V-shaped grooves.
Claim 10
Dependent Claim
31 words
The method of claim 5, wherein said step of forming said third insulating layer on said polysilicon gate electrode layer comprising growing said insulating layer from said polysilicon gate electrode layer.
Claim 11
Dependent Claim
33 words
The method of claim 5 further including the step of forming the deposited electrical contacts to provide a source contact over substantially all of said polysilicon gate electrode layer and in said grooves.
Claim 12
Dependent Claim
33 words
The method of claim 8 further including the step of forming the deposited electrical contacts to provide a source contact over substantially all of said polysilicon gate electrode layer and in said grooves.
References Cited (Backward Citations)
US3993515A
Cited
US4105475A
Cited
US4048649A
Cited
US4070690A
Cited
US4065783A
Cited
US4222063A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-08-15 | 1987-02-14 | 1987-08-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-08-15 | 1991-02-14 | 1991-08-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-08-15 | 1995-02-14 | 1995-08-16 | $7700.00 | Window Closed / Lapsed |