US5139869A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Thin dielectric layer on a substrate
Assignee: Individual
•
Filing: 1991-04-16
•
Granted: 1992-08-18
•
Expires: 2011-04-16
Abstract
Abstract Disclosed is a thin dielectric inorganic layer overlaying a substrate, and having a thickness of ≦ about 20 nm and a defect density of ≦ about 0.6 defects/cm 2 determined by BV measurements. Also disclosed is a method of forming such a layer, according to which a layer having the desired composition and thickness is formed on a substrate, followed by an ion implantation into the substrate through the layer with a dose of ≧ about 10 15 ions/cm 2 and a subsequent anneal at a temperature of ≧ about 500° C. for a predetermined time.
Inventors
- 👤 Wolfgang Euen
- 👤 Dieter Hagmann
- 👤 Hans J. Wildau
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:33
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/0134; H10D64/01342; H10D64/01346; H10D64/01348; H10P; H10P95/00; Y; Y10; Y10T; Y10T428/00; Y10T428/26; Y10T428/263; Y10T428/264; Y10T428/265
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
99 words
A low defect density silicon dioxide layer on a substrate, wherein said substrate comprises a material selected from the group consisting of silicon, germanium, gallium, arsenide and aluminium, prepared by: forming on said substrate a thin silicon dioxide layer having a thickness ranging from about 8 to about 20 nm, implanting ions into said substrate through said layer with a dose of ≧bout 10 16 /cm 2 and annealing said layer at a temperature of ≧about 1150° C. for a predetermined time, wherein said resulting layer has a defect density of about 0.5 +/- about 0.2 defects/cm 2 .
Claim 2
Dependent Claim
99 words
A low defect density silicon dioxide layer on a substrate, wherein said substrate comprises a material selected from the group consisting of silicon, germanium, gallium, arsenide and aluminium, prepared by: forming on said substrate a thin silicon dioxide layer having a thickness ranging from about 8 to about 20 nm, implanting ions into said substrate through said layer with a dose of ≧bout 10 16 /cm 2 and annealing said layer at a temperature of ≧about 1150° C. for a predetermined time, wherein said resulting layer has a defect density of about 0.5 +/- about 0.2 defects/cm 2 .
Claim 3
Dependent Claim
69 words
A low defect density silicon dioxide gate isolation layer having a thickness ranging from about 8 to about 20 nm on a silicon substrate, prepared by: forming said silicon dioxide layer by thermal oxidization, implanting silicon ions into said substrate through said silicon dioxide layer with a dose of ≧ about 10 16 ions/cm 2 and annealing said silicon dioxide layer at a temperature of ≧ about 1150° C.
Claim 4
Dependent Claim
69 words
A low defect density silicon dioxide gate isolation layer having a thickness ranging from about 8 to about 20 nm on a silicon substrate, prepared by: forming said silicon dioxide layer by thermal oxidization, implanting silicon ions into said substrate through said silicon dioxide layer with a dose of ≧ about 10 16 ions/cm 2 and annealing said silicon dioxide layer at a temperature of ≧ about 1150° C.
Claim 5
Dependent Claim
60 words
The silicon dioxide gate isolation layer of claim 2, wherein said annealing step is carried out for about 10 seconds in an inert atmosphere and further wherein, during said annealing step, the substrate temperature is ramped up at a rate of about 200 to about 400° per second, held at the anneal temperature for about 10 seconds and cooled rapidly.
Claim 6
Dependent Claim
28 words
The layer of claim 1, wherein said layer forms a gate isolation, a dielectric in a trench capacitor or a dielectric of a screen separating layers of metal.
Claim 7
Dependent Claim
10 words
The layer of claim 4, wherein said metal is cesium.
References Cited (Backward Citations)
DE146877C
Cited
US3540925A
Cited
GB1289740A
Cited
CA1020849A
Cited
US3852120A
Cited
US4001049A
Cited
JPS5585041A
Cited
US4266985A
Cited
JPS56125846A
Cited
JPS56125847A
Cited
US4996081A
Cited
US4759993A
Cited
US4701422A
Cited
EP0260473A1
Cited
US4851370A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-08-18 | 1996-02-17 | 1996-08-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-08-18 | 2000-02-17 | 2000-08-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-08-18 | 2004-02-17 | 2004-08-18 | $7700.00 | Window Closed / Lapsed |