Patent US5101202A successfully refreshed from Google Patents.
US5101202A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Serializer/deserializer with a triangular matrix
Assignee: STMicroelectronics SA
•
Filing: 1991-01-25
•
Granted: 1992-03-31
•
Expires: 2011-01-25
Abstract
Abstract A serializer/deserializer for a flow of n-bits of data shifted according to the rate of a clock includes an n-rows and n-columns matrix of 1-bit registers (00-77). Each 1-bit register is connected through its input to a first switch connected to the output of the register in the same row and lower rank column and to a second switch connected to the output of the register in the same column and upper rank row. Input terminals (E0-E7) are connected to the registers of the lower rank column and of the upper rank row. Output terminals (S0-S7) are connected to the registers of the upper rank column and of the lower rank row. The matrix cells are arranged according to a triangle, the cells being arranged one with respect to the other according to the structural corresponding to folding a square matrix along its diagonal.
Inventors
- 👤 Phillipe Chaisemartin
- 👤 Alain Artieri
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 17:16
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/76; G06F7/78; H; H03; H03M; H03M9/00
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
155 words
A serializer/deserializer for a flow of n-bits of data shifted according to the rate of a clock, comprising: an n-rows and n-columns matrix of 1-bit registers, each of which is connected through its input to a first switch connected to the output of the register in the same row and lower rank column and to a second switch connected to the output of the register in the same column and upper rank row. control means for alternatively switching on the first and second switches every n-clock pulses, input terminals connected to the registers of the lower rank column and of the upper rank row, and output terminals connected to the registers of the upper rank column and of the lower rank row, wherein the matrix cells are arranged according to a triangle, the cells being arranged one with respect to the other according to the structure corresponding to folding a square matrix along its diagonal.
Claim 2
Dependent Claim
155 words
A serializer/deserializer for a flow of n-bits of data shifted according to the rate of a clock, comprising: an n-rows and n-columns matrix of 1-bit registers, each of which is connected through its input to a first switch connected to the output of the register in the same row and lower rank column and to a second switch connected to the output of the register in the same column and upper rank row. control means for alternatively switching on the first and second switches every n-clock pulses, input terminals connected to the registers of the lower rank column and of the upper rank row, and output terminals connected to the registers of the upper rank column and of the lower rank row, wherein the matrix cells are arranged according to a triangle, the cells being arranged one with respect to the other according to the structure corresponding to folding a square matrix along its diagonal.
Claim 3
Dependent Claim
29 words
A serializer/deserializer according to claim 1, wherein the control means comprise an n-cells register self fed back through an inverter and actuated according to the rate of a clock.
Claim 4
Dependent Claim
78 words
A serializer/deserializer according to claim 1, adapted to 2n-bits of data flows, wherein the serial data are in the form of dibits, and comprising two matrices, the cells of each matrix being geometrically arranged according to a triangle, and the two folded structures being imbedded, two inputs of a same bit rank of the two matrices being associated to two bits of successive rank of a parallel data flow or to a dibit of a serial dibit flow.
References Cited (Backward Citations)
US2905928A
Cited
US3573799A
Cited
FR2278114A1
Cited
US3965462A
Cited
US4103347A
Cited
US4303992A
Cited
US4775990A
Cited
US4769790A
Cited
EP0267729A2
Cited
US4901076A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-03-31 | 1995-09-30 | 1996-03-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-03-31 | 1999-09-30 | 2000-03-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-03-31 | 2003-09-30 | 2004-03-31 | $7700.00 | Window Closed / Lapsed |