US4775990A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Serial-to-parallel converter
Assignee: Sharp Corp
•
Filing: 1987-10-06
•
Granted: 1988-10-04
•
Expires: 2007-10-06
Abstract
Abstract A serial-to-parallel converter has a number of memory cells connected in series for successively shifting input data in synchronism with a shift clock. The content of each memory cell is transferred by a latch circuit. The memory cells are provided with input terminals so that they can be set to "1" or "0" simultaneously before the entry of input data. This resetting, or presetting, reduces the number of reversals of the output polarity of the memory cells and hence the power consumed by the circuit can be diminished.
Inventors
- 👤 Setsufumi Kamuro
- 👤 Akira Yamaguchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 23:13
CPC Classifications
G; G11; G11C; G11C19/00; G11C19/38
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
113 words
A serial-to-parallel converter consisting solely of no more than a specified number n of memory cells connected in series and adapted to successively shift input data therethrough in synchronism with a shift clock, and n latch circuits individually interconnected with said memory cells with means connected to said latch circuits to receive a latch signal so that application of said latch signal to said latch circuits alone causes the contents of said memory cells to be individually transferred to said latch circuits, said memory cells being provided with input terminals through which said memory cells directly receive a signal for setting or resetting said memory cells together before said input data are entered.
Claim 2
Dependent Claim
113 words
A serial-to-parallel converter consisting solely of no more than a specified number n of memory cells connected in series and adapted to successively shift input data therethrough in synchronism with a shift clock, and n latch circuits individually interconnected with said memory cells with means connected to said latch circuits to receive a latch signal so that application of said latch signal to said latch circuits alone causes the contents of said memory cells to be individually transferred to said latch circuits, said memory cells being provided with input terminals through which said memory cells directly receive a signal for setting or resetting said memory cells together before said input data are entered.
Claim 3
Dependent Claim
13 words
The serial-to-parallel converter of claim 1 wherein said memory cells comprise CMOS transistors.
Claim 4
Dependent Claim
18 words
The serial-to-parallel converter of claim 1 wherein output signals from said converter are unaffected by said shift clock.
Claim 5
Dependent Claim
27 words
The serial-to-parallel converter of claim 1 wherein each of said memory cells has a clock pulse terminal through which clock signals from said shift clock is received.
Claim 6
Dependent Claim
16 words
The serial-to-parallel converter of claim 1 wherein said latch circuits output the contents thereof in parallel.
References Cited (Backward Citations)
US2951230A
Cited
US3305738A
Cited
US3743858A
Cited
US3972034A
Cited
US4063119A
Cited
US4429300A
Cited
US4250406A
Cited
US4387294A
Cited
US4396829A
Cited
US4441198A
Cited
US4581740A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-10-04 | 1992-04-04 | 1992-10-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-10-04 | 1996-04-04 | 1996-10-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-10-04 | 2000-04-04 | 2000-10-04 | $7700.00 | Window Closed / Lapsed |