US5094970A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a light emitting diode array
Assignee: Mitsubishi Electric Corp
•
Filing: 1991-05-15
•
Granted: 1992-03-10
•
Expires: 2011-05-15
Abstract
Abstract In a light emitting diode array, an N-electrode layer (32) is extended from the bottom surface to the top surface of a semiconductor body (30) through the side surface. PN junctions (42) are exposed to the cleavage surface (S) and light is emitted therefrom. Since the N-electrode layer and P-electrode layers (41) are located on a common surface, the LED array can be mounted on a base plate through a soldering process. The LED array can be used without a self-focus lens array in an electric printer for photography.
Inventors
- 👤 Susumu Yoshida
- 👤 Takafumi Nishioka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 01:49
CPC Classifications
H; H10; H10H; H10H20/00; H10H20/80; H10H20/83; H10H20/831; H10H20/8314; B; B41; B41J; B41J2/00; B41J2/435; B41J2/447; B41J2/45; H10H29/00; H10H29/10; H10H29/14; Y; Y10; Y10S; Y10S148/00; Y10S148/099; Y10S257/00; Y10S257/91
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
175 words
A method of fabricating a light emitting diode, comprising the steps of: (a) preparing a semiconductor wafer having a semiconductor layer of a first conductivity type therein: (b) forming a matrix array of semiconductor regions of a second conductivity type in a top surface of said semiconductor layer; (c) forming a first insulating layer on said top surface of said semiconductor layer; (d) selectively removing said first insulating layer to obtain windows on said semiconductor regions; (e) providing first conductive layers in said windows; (f) cutting said wafer into strips each having a linear array of said semiconductor regions; (g) forming a second insulating layer on a side surface of a strip obtained in the step (f), said second insulating layer being connected to said first insulating layer on said strip; and (h) providing a second conductive layer having a first portion located on a bottom surface of said strip, a second portion located on said second insulating layer and a third portion located on a part of said first insulating layer of said strip.
Claim 2
Independent Claim
175 words
A method of fabricating a light emitting diode, comprising the steps of: (a) preparing a semiconductor wafer having a semiconductor layer of a first conductivity type therein: (b) forming a matrix array of semiconductor regions of a second conductivity type in a top surface of said semiconductor layer; (c) forming a first insulating layer on said top surface of said semiconductor layer; (d) selectively removing said first insulating layer to obtain windows on said semiconductor regions; (e) providing first conductive layers in said windows; (f) cutting said wafer into strips each having a linear array of said semiconductor regions; (g) forming a second insulating layer on a side surface of a strip obtained in the step (f), said second insulating layer being connected to said first insulating layer on said strip; and (h) providing a second conductive layer having a first portion located on a bottom surface of said strip, a second portion located on said second insulating layer and a third portion located on a part of said first insulating layer of said strip.
Claim 3
Independent Claim
197 words
A method of fabricating a light emitting diode, comprising the steps of: (a) preparing a semiconductor wafer having a semiconductor layer of a first conductivity type therein: (b) forming a matrix array of semiconductor regions of a second conductivity type in a top surface of said semiconductor layer; (c) forming a first insulating layer on said top surface of said semiconductor layer; (d) selectively removing said first insulating layer to obtain windows on said semiconductor regions; (e) cutting said wafer into strips each having a linear array of said semiconductor regions; (f) forming a second insulating layer on a side surface of a strip obtained in the step (e), said second insulating layer being connected to said first insulating layer on said strip; (g) providing a conductive layer on top and bottom surfaces of said strip and on said first and second insulating layers; and (h) selectively removing said conductive layer on said first insulating layer to obtain: a first electrode layer which covers said bottom surface of said strip and said second insulating layer and which partially covers said first insulating layer on said strip; and second electrode layers filling said windows on said strip, respectively.
Claim 4
Independent Claim
197 words
A method of fabricating a light emitting diode, comprising the steps of: (a) preparing a semiconductor wafer having a semiconductor layer of a first conductivity type therein: (b) forming a matrix array of semiconductor regions of a second conductivity type in a top surface of said semiconductor layer; (c) forming a first insulating layer on said top surface of said semiconductor layer; (d) selectively removing said first insulating layer to obtain windows on said semiconductor regions; (e) cutting said wafer into strips each having a linear array of said semiconductor regions; (f) forming a second insulating layer on a side surface of a strip obtained in the step (e), said second insulating layer being connected to said first insulating layer on said strip; (g) providing a conductive layer on top and bottom surfaces of said strip and on said first and second insulating layers; and (h) selectively removing said conductive layer on said first insulating layer to obtain: a first electrode layer which covers said bottom surface of said strip and said second insulating layer and which partially covers said first insulating layer on said strip; and second electrode layers filling said windows on said strip, respectively.
References Cited (Backward Citations)
US3783353A
Cited
US4024966A
Cited
US4361950A
Cited
US4954458A
Cited
US4775645A
Cited
US4633280A
Cited
JPS6195956A
Cited
US4757357A
Cited
US4864370A
Cited
US4989059A
Cited
US4951098A
Cited
US4978639A
Cited
JPH0637575A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-03-10 | 1995-09-09 | 1996-03-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-03-10 | 1999-09-09 | 2000-03-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-03-10 | 2003-09-09 | 2004-03-10 | $7700.00 | Window Closed / Lapsed |